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The aggressive downscaling of complementary metal-oxide-semiconductor (CMOS) is 
facing great challenges due to fundamental limitations and practical considerations.  To continue 
scaling beyond 14 nm technology node, various architectural and material changes in the 
traditional MOSFET would be required for efficient operation of the transistor as a switch.  
Among several emerging nanoscale devices, III-V MOSFETs are one of the most attractive 
devices due to their extremely high electron mobility.  However, new processes associated with 
III-V substrates must be simplified, and costs of integration on Si substrate should be reduced.  
This thesis aims to address the various challenges in realizing short channel III-V MOSFETs on 
silicon for sub-7 nm logic applications.   
First, ultra-thin-body (UTB) (1 nm-thick) In0.53Ga0.47As channel junctionless n-FET with 
raised S/D structure and shortest reported gate length (LG) of 6 nm was realized for III-V 
MOSFETs.  Excellent control of short channel effects (SCEs) was achieved with ION/IOFF ratio of 
 ix
more than 105 and DIBL of 40 mV/V for devices with LG down to sub-20 nm.  Next, process for 
heteroepitaxial growth of high-quality InxGa1-xAs on Ge fin was developed.  A physical 
modeling to describe the GaAs facets with different Ge fin orientation is proposed and verified 
experimentally.  
To further improve device SCEs, a novel vertically stacked nanowire (NW) CMOS (InAs 
n-FET and GaSb p-FET) on Si platform was demonstrated using extremely thin buffer layer 
(sub-120 nm) technology.  Our NW devices achieved the best reported ION/IOFF ratio and swing 
for III-V CMOS integrated on silicon substrate.  Finally, tapered S/D nanowire architecture and 
quantum dot with self-aligned S/D are demonstrated.  These devices were fabricated by 
exploiting the III-V anisotropic wet etching and show promise to be adopted for future high 
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Chapter 1  
Introduction 
1.1 Silicon Transistor Scaling: Benefits and Challenges 
Phenomenal progress of transistor performance improvement and number of devices on 
chip quadrupling every three years signified by Moore’s law has been achieved through 
geometrical scaling of metal-oxide-semiconductor field-effect transistor (MOSFETs) since 1960 
[1].  Historically, the transistor current and operating voltage also scale in tandem with geometry 
to keep overall power density constant-codified as Dennard scaling [2].  However, Dennard 
scaling came to an abrupt end in 2005 due to increasing seriousness of short channel effects.  The 
introduction of strained silicon [3]-[7], high-k/metal gate [8]-[10], and fin architecture in 
MOSFETs [11], [12] has been critical breakthroughs in advancing transistor technology in the 
last decade.  However, continuous scaling of device dimensions and gate pitch pose new 
challenges to the conventional techniques and materials used for Si complementary metal-oxide-
semiconductor (CMOS) strain engineering, especially when the technology node reaches 7 nm 
and beyond.  Therefore, the advancement of future CMOS technology will rely increasingly on 
the innovative employment of materials, processes, and device architectures. 
1.2  III-V Materials: Prospects and Challenges  
In order to achieve high drive current at low supply voltage, the channel materials with high 
mobility and low effective mass are preferable [13]-[17].  For devices operating in quasi- 
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Table 1.1  Carrier mobility, effective mass, bandgap, and permittivity of various semiconductors 
[18].   
 Si Ge In0.53Ga0.47As InAs InSb InP GaSb 
Electron mobility 
(cm2/Vs) 
1350 3900 14000 33000 77000 5400 5000 
Hole mobility 
(cm2/Vs) 







0.05 0.027 0.013 0.08 0.042 


















1.12 0.66 0.74 0.36 0.17 1.34 0.72 
 
ballistic regime, the on-current (ION) is affected mainly by the injection velocity and 
backscattering coefficient.  A lower effective mass along the channel transport direction would 
lead to higher injection velocity, irrespective of Fermi velocity [15], [19].  In addition, it had also 
been theoretical and experimentally demonstrated that low-field mobility is still a good indicator 
for high drive current under quasi ballistic transport regime [15]. 
As seen from Table 1.1, InGaAs, InP, and InSb are suitable channel materials for n-
channel field-effect-transistors (nFETs) due to their high electron mobility and light electron 
effective mass.  Meanwhile, GaSb, InGaSb, and InSb are potential candidates for p-channel 
field-effect transistors (pFETs) due to their high hole mobility and light hole effective mass.  
Therefore, there is a strong motivation to realize III-V CMOS on Si substrate for future high 
performance and low power logic applications. 
However, there are still many critical issues and difficult challenges that need to be 
overcome before III-V transistors become viable for sub-7 nm technology node [18].  First, bulk 
III-V substrates are costly and difficult to make in large wafer sizes.  Therefore, III-V materials 
have to be integrated on silicon substrates for low cost and high volume production.  Second, 
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besides the requirement of a cost-effective and high-quality III-V material integration on silicon 
substrate, the integrated epi-layers should also be suitable for the fabrication of ultra-short 
channel devices and realization of both nFETs and pFETs with high device density.  Thirdly, 
challenges such as formation of high-quality gate stack with low interface trap density, small 
equivalent oxide thickness (EOT), and low gate leakage need to be addressed. Last but not least, 
formation of source/drain (S/D) with low resistivity and low junction leakage are also very 
important.  Fig. 1.1 summarizes the technical challenges which will be discussed and 
summarized in the following Sections.    
 
 
Fig. 1.1  Schematic illustration of the key technical challenges faced in the realization of high 
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1.2.1 Integration on Si Challenges 
 (i)  Cost-Effective Integration of High-Quality III-V Material on Silicon    
To date, there are various approaches reported for integrating III-V materials on Si.  
Direct epitaxial growth of III-V materials on Si nanostructures [20] or often called as 
nanoheteroepitaxy technique is one of the simplest and cost-effective integration approaches.  
Nanoheteroepitaxy exploits the 3D stress relief mechanism when an epi-layer is nucleated on 
strain-compliant nanostructure in order to extend the critical thickness of the epi film drastically 
[34].  However, this approach has many disadvantages such as large mismatch in thermal 
expansion coefficient, non-intentional background doping of Si shallow impurities in III-V, and 
the formation of polar/non-polar interfaces between III-V and Si which compromises the quality 
of the as-grown III-V layers.  
These challenges can be addressed by the use of graded buffer layer growth between Si 
and III-V layers to accommodate for the large lattice mismatch and reduce the number of defects 
reaching the active device layers [21], [22]  Although high-quality III-V channel with moderate 
defect densities ~ 4×106 cm-2 were realized on Si, excessively thick graded buffer layer of more 
than 1 µm is typically required in the reported works, leading to high production cost.  The 
buffer layer thickness needs to be aggressively reduced in order for this approach to be cost-
effective. 
Recently, aspect ratio trapping (ART) technique [23] has shown much promise as a cost-
effective integration approach.  ART employs selective III-V material growth in shallow 
trenches to confine the propagation of threading dislocation from reaching the active device 
layer.  Significant progress using this approach, including demonstration of InGaAs FinFETs on 
Si substrates [24], has been made in recent years.  However, ART technique cannot confine the 
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threading dislocations which are oriented along the trench direction from reaching the active 
layer, thus further improvement in the film quality of III-V channels is required. 
Layer transfer is another promising technique to integrate III-V materials on Si substrate 
[25].  The advantages of layer transfer over other growth techniques are (1) high-quality III-V on 
insulator (III-V-OI) on Si can be achieved due to optimized growth condition, and (2) ease of 
realizing advanced device architectures such as multi-gate MOSFETs.  However, the cost of this 
approach is a major concern [26].   
 
 
Fig. 1.2  Comparison of cost and film quality for the state-of-art integration techniques including 
















Fig. 1.2 compares the relative cost and film quality of various approaches of integrating 
III-V materials on Si, including layer transfer, ART, nanoheteroepitaxy, and buffer layer 
techniques.  At the moment, the various integration techniques exhibit a trade-off between cost 
and film quality.  This fuels for the search for new integration techniques which are cost 
effective and are able to achieve high-quality III-V channel layers.       
 (ii) High Density III-V CMOS on Si Substrate 
From Table 1.1, it can be seen that III-V materials that are suitable for nFETs and pFETs 
are different due to their significant difference in electron and hole mobilities.  Hence, two 
different III-V channel materials should be required for CMOS implementation.  However, 
integrating high density nFETs and pFETs using two different channel materials could greatly 
complicate the fabrication process.  Therefore, innovative CMOS design is required in order to 
achieve high density CMOS devices on Si.   
Fig. 1.3 compares the strength and weaknesses of various III-V CMOS on Si designs that 
had been demonstrated or proposed to date.  Among the various designs, single channel CMOS 
design such as InGaSb [27] offers the most straight-forward approach for CMOS 
implementation.  InGaSb exhibits both high electron and hole mobilities, thus is suitable for both 
nFETs and pFETs.  However, the state-of-art InGaSb nFETs still suffer from poor gate stack and 
high contact resistance due to Fermi level pinning near the valence band of InGaSb.     
On the other hand, high performance CMOS can be realized by integrating As-based III-
V nFETs with Sb-based III-V pFETs through double layer transfer technique [28].  This 
approach was first demonstrated by Nah et al. using the combination of InAs nFETs with 
InGaSb pFETs on Si substrates.  However, the approach is not scalable and is very challenging 
to be applied to sub-7 nm technology node.  A more viable approach would be to stack two 
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different channel materials on top of each other as demonstrated by IBM [29].  While this 
approach can realize high density CMOS devices with relatively simple integration approach, the 
step height between nFETs and pFETs is high and could increase the parasitic resistance and 
capacitance.   
A modified version of stacked III-V layers, where two different channel materials are 
directly grown on top of each other could resolve the step height issue.  Recently, M. Yokoyama 
et al. had demonstrated GaSb/InAs-OI bilayer CMOS heterostructures [29] using layer transfer 
technique.  However, the devices exhibit serious ambipolar characteristics and devices with good 
performance have yet to be demonstrated.  
ART technique is a promising approach that has the potential of co-integrating two 
different channel materials on Si for CMOS implementation. High performance InGaAs n-
FinFETs [24] and Ge p-FinFETs [31] based on ART technique had been independently 
demonstrated.  However, how to co-integrate two different channel materials in a cost effective 
way for sub-7 nm technology node is one of the main issues that ART needs to overcome.           
Nanoheteroepitaxy is another promising approach that can be employed to directly 
integrate two different channel material on nano-patterned Si substrate [32], [33].  However, 
while it had been theoretically predicted that large lattice-mismatched III-V material such as 
InGaAs can be integrated on Si through nanoheteroepitaxy, growth of high-quality material has 
yet to be demonstrated.  In addition, III-V materials that can be integrated on Si are very limited 
due to critical thickness constraint.  For example, InSb and GaSb have superior mobility but 
cannot be integrated on Si directly through nanoheteroepitaxy.   
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Fig. 1.3  Schematic illustrating the various CMOS on Si designs demonstrated and proposed to 
date. 
 (iii) Ultimate Device Architectures Realization for Sub-7 nm Technology Nodes 
Another main challenge for implementing III-V CMOS in advanced technology nodes is 
the suppression of short-channel effects (SCEs).  In present day, this was achieved by employing 
ultra-thin body (UTB) or FinFET structure.  As compared with planar devices, FinFETs were 
introduced for silicon CMOS at the 22 nm technology node and had been shown to provide 
better control of SCEs, enhanced volume inversion in the channel region, lower leakage current, 
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To sustain the continuous device miniaturization beyond 7 nm technology node, 
architectures such as multigate and stacked nanowire maybe required to improve the 
performance of extremely-scaled devices, as shown in Fig. 1.4.  Such architectures have been 
shown to significantly improve the electrostatics control to achieve smaller SS and drain induced 
barrier lowering (DIBL).  Consequently, better scalability can be realized as compared with fin 
structures [35].   
Therefore, in order to effectively suppress SCEs in sub-7 nm technology node, the 
integration techniques and CMOS designs have to also account for the feasibility of realizing 
advanced device architectures.  For instance, UTB structure can be easily realized by layer 
transfer technique.  Meanwhile, ART technique allows for easy realization of fin structure.  
Moving forward, stacked nanowire structure is highly desirable.  However, stacked nanowire 
structure cannot be easily realized by current integration techniques and CMOS designs.   
Furthermore, as we approach 5 nm technology node and beyond, the ever increasing 
transistor number on single chip will require aggressive scaling of supply voltage to reduce 
energy consumption.  This requires the exploration of novel device concept that can supplement 
the current CMOS devices.  Possible candidates could be zero dimension (0D) single-electron 
transistors (SETs) [36], [37] and steep slope transistors which can operate at very low supply 
voltage such as source-filter FET and tunneling FET (TFET) [38].   
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Fig. 1.4  Schematic illustrating the possible roadmap for advanced device architectures beyond 7 
nm technology node.  “More Moore” route emphasizes on the continuous miniaturization of device 
dimensions, potentially employing multigate and stacked nanowire architectures for effective SCEs 
control.  Beyond 5 nm technology node, new device architecture such as single electron transistor (SETs), 
source-filter FETs and TFET could be explored. At the same time, “More Than Moore” route emphasizes 
on the diversification of device functionality on chip such as integration of analog, RF, passives, high 
voltage (HV) power devices, sensor and actuators on Si substrate. 
  
1.2.2 High-k/Semiconductor Interface Quality 
Intensive studies had revealed that III-V MOS interfaces normally have high density of 
interface states (Dit) [39], [40].  The origin of the high Dit can be attributed to the poor properties 
of III-V native oxides [41], [42].  Thus, III-V gate stack technologies for high-quality MOS 
interface are very important.  Recently, an important discovery to achieve good quality high-




















Dit reduction during ALD-deposited Al2O3 is attributed to the cleaning effect of 
trimethylalluminum (TMA) on the III-V surfaces [43], [44].   
  However, the reported Dit values on various MOS devices are still higher than 1×1011 
cm-2eV-1 [18], and further reduction of Dit is still needed.  In addition, as the III-V channel 
thickness becomes extremely scaled for sub-7 nm technology node, studies on the impact of 
interface traps on device performance under strong quantum confinement are important, but still 
lacking.  
1.2.3 Source/Drain Engineering 
The formation of S/D junction with low S/D series resistance and low leakage current is 
another critical issue in III-V MOSFETs.  One of the challenges faced by III-V material is their 
difficulty to form highly doped S/D by conventional ion implantation method.  This is because of 
the low solid solubility limitation of most III-V materials [45].  Furthermore, high temperature 
annealing cannot be employed due to the degradation of high-k/semiconductor interface at 
temperature above 600 °C.  Therefore, epitaxial S/D with in-situ doping technique which can 
achieve the doping concentration higher than the thermal solubility limit is often adopted.   
However for non-planar structure, the narrow fin or nanowire structure often leads to 
high resistance in the S/D extension regions.  Self-aligned metal S/D techniques [46]-[50] which 
form a “salicide-like” metal contact next to the gate will be crucial for resistance reduction.  
Despite that, further S/D engineering are still required to boost the performance of nanowire for 




1.3 Objectives and Outline of the Thesis 
The main objective of this dissertation is to address the challenge of integrating III-V 
MOSFETs on Si substrate.  Cost-effective growth of high-quality III-V materials on Si substrate, 
novel CMOS design using III-V channel materials, and demonstration of advanced device 
architectures will be covered.   
  In Chapter 2, we realized junctionless FET (JLFET) featuring InP (1 nm)/ In0.53Ga0.47As 
(1 nm)/InP composite channel with the shortest reported channel length LCH of 6 nm for any III-
V transistors.  Excellent control of SCEs was achieved for JLFETs devices down to 20 nm LCH.  
A detailed first-principle calculation and ballistic transport analysis were subsequently performed 
on these devices to extract various transport parameters.  
In Chapter 3, we performed nanoheteroepitaxial growth of GaAs on Ge fins.  A physical 
modeling of the growth is proposed and experimentally verified.  Our physical model was able to 
explain the shapes of GaAs crystals grown on the Ge fins having different in-plane orientations.   
We subsequently optimized the growth process for nanoheteroepitaxy of In0.2Ga0.8As on Ge fins.  
The successful growth and understanding of the (In)GaAs growth on Ge fin pave way towards 
integration of InGaAs n-channel FinFETs and Ge p-channel FinFETs on Si platform. 
In Chapter 4, we demonstrated a novel vertically stacked III-V nanowire (NW) CMOS on 
Si substrate.  The InAs nFETs and GaSb pFETs were integrated on a common Si platform using 
a cost-effective extremely-thin (sub-150 nm) buffer layer technology for the first time.  Decent 
transfer characteristics were achieved with both InAs and GaSb devices having ION/IOFF order of 
more than 3 orders.  The effect of InAs nanowire thickness on the electrical characteristics of the 
InAs nanowire FETs was also investigated by simulation and experiment.   
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In Chapter 5, we exploit the III-V wet etch profile to realize novel device architectures 
beyond the conventional CMOS.  A physical modeling of the wet etch was first proposed and 
verified through extensive experimental results.  Subsequently, the anisotropic wet etch profile 
was employed to realize novel device architectures such as junctionless nanowire with tapered 
S/D structure and quantum dot with self-aligned S/D structure for the first time.    
Finally, the main contributions of this thesis and suggestions for future work are 
summarized in Chapter 6.   
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Chapter 2  
Sub-7 nm Channel Length Junctionless FETs 
(JLFETs) with Band-Engineered 
InP/In0.53Ga0.47As/InP for Improved Density-Of-
States (DOS) 
2.1  Introduction 
High-mobility InGaAs could replace Si as the channel material for high performance and 
low power logic applications in sub-10 nm technology node [51]-[60] due to its high injection 
velocity.  However, InGaAs suffers from low density-of-states (DOS), and consequently 
provides diminishing benefit over Si as the effective oxide thickness (EOT) is scaled below 0.6 
nm where the effect of quantum capacitance becomes more important [61]-[63]. 
Various approaches to increase the DOS of InGaAs have been explored.  One approach is 
to explore the quantum confinement effect of the extremely scaled channel thickness to increase 
the DOS effective mass.  However, the strong quantum confinement effect also leads to 
significant degradation of the carrier velocity [64]-[66].   
Strain engineering [67]-[71] which have been widely employed in Si can also be utilized 
to modify the semiconductor band structure.  However, strain effect is less effective for InGaAs 
n-channel field-effect transistors (nFETs) due to the large inter-valley separation between Γ-
valley and L-valley and the isotropic nature of the InGaAs conduction band at the Γ-valley [72]. 
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Recently, alternative III-V channel materials, such as GaSb, have also been investigated 
to take the advantage of higher DOS due to their small energy separation between Γ-valley and 
L-valley [73].  Nevertheless, the realization of high performance GaSb nFETs is still very 
challenging due to the poor interface quality between gate dielectrics and GaSb as well as the 
high contact resistance in the S/D regions.  This is because of the Fermi level (EF) pinning 
towards the valence band edge of GaSb [74]-[77].    
In this Chapter, we perform a detailed analysis on InP/In0.53Ga0.47As/InP heterostructure 
as shown in Fig. 2.1 (a) using sp3d5s* tight-binding (TB) model.  We found that In0.53Ga0.47As 
thickness (TInGaAs) plays an important role in engineering of the band-edge DOS of 
InP/In0.53Ga0.47As/InP.  We define such heterostructure as band-engineered channel 
heterostructure (BCH) in this Chapter.  As compared with the conventional InGaAs single 
channel material, the subband energy separation in the Γ-valley (∆EΓ) of the 
InP/In0.53Ga0.47As/InP BCH reduces with decreasing TInGaAs, leading to enhancement in the band-
edge DOS.  At the same time, very small degradation in carrier velocity was observed for 
InP/In0.53Ga0.47As/InP BCH. 
 We examine the electrical performance of InP/In0.53Ga0.47As/InP BCH using the semi-
classical top-of-barrier (TOB) model in Section 2.2.  In Section 2.3, the short-channel 
InP/In0.53Ga0.47As/InP BCH devices with LCH down to 6 nm [78] were realized and characterized.  
Subsequently, detailed analysis was performed in Section 2.3 to extract the unidirectional 
thermal velocity (vTx), critical length (LC), and mean free path (λ) in linear and saturation regime 
using the method proposed by MIT [79].                              
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Fig. 2.1  (a) Schematic of a III-V JLFET featuring InP(1 nm)/In0.53Ga0.47As(1 nm)/InP BCH, 
highly doped n++ raised S/D structure (5×1019 cm-3), and high-k gate stack.  (b) Atomic representation of 
the InP/In0.53Ga0.47As/InP BCH, which is a zinc blende structure with (001) surface orientation. 
2.2 Simulation of Band-Engineered InP/In0.53Ga0.47As/InP Devices  
2.2.1 Band Structure Calculation of InP/In0.53Ga0.47As/InP BCH  
The band structures of the InP/In0.53Ga0.47As/InP BCH with 1-5 nm TInGaAs were 
simulated using the sp3d5s* tight-binding (TB) model with consideration of the effect of spin-
orbit coupling.  The sp3d5s* model only need nearest neighbor interaction which can reduce the 
computational cost, unlike the sp3 model which require multiple nearest neighbor interaction to 
get the band structure correctly.  Furthermore, the s* is used for including electron coupling for 
excited states in order to provide the more accurate effective mass at Ec [80].  The inclusion of 
the excited s-state s* on each atom repels the lower, unoccupied energy levels of the neighboring 
atom and presses the relative conduction band minima down in energy.  The tight-binding 
High-k Gate Stack














parameters for InP and InGaAs have been optimized, and are taken from reference [81]-[82]. 
Fig. 2.1 (b) shows the zinc blende atomic representation of the InP/In0.53Ga0.47As/InP BCH.  In 
order to account for the channel surface band bending effect due to the gate bias, our simulation 
adopted an approximation of the band profile given by the equation  




    ,       (2.1) 
where LD is the Deybe length and is given by 






 .         (2.2)   
In equation (2.1) and (2.2), x is channel depth, ΦS is the surface potential, ε is the permittivity of 
the channel material, kB is Boltzmann constant, T is temperature, q is electron charge, and NA is 
the substrate doping concentration.  The calculated ΦS profiles as a function of x for various NA 
is shown in Fig. 2.2 (a).  In Fig 2.2 (b), the band diagram of the simulation structure is shown.  In 
our TB calculation, the thicknesses of the InP cap and the InP substrate are fixed at 1 nm and 30 
nm, respectively, while TInGaAs varies from 1 to 5 nm.  The substrate thickness of 30 nm was 
found to be sufficiently thick for the wavefunction of carrier from the surface to decay to a 
negligible value.  For the parameters of channel surface band bending, ΦS values from 0.1 to 0.5 
eV and NA of 1×1016, 5×1016, 1×1017, and 1×1018 cm-3 were considered in our simulation.     
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Fig. 2.2  (a) Plot of theoretical ΦS versus depth (x).  The inset shows the equation for ΦS, where LD 
is Deybe length, ε is permittivity, kB is Boltzmann constant, T is temperature, q is electrical charge, and 
NA is substrate doping concentration.  (b) Energy band diagram showing the layer structure defined for 
our TB calculation.     
 
Fig. 2.3 shows the energy dispersion (E-k) plots of InP/In0.53Ga0.47As/InP BCH with 
TInGaAs from 1 nm (leftmost plot) to 5 nm (rightmost plot) for fixed NA of 1×1018 cm-3and ΦS of 
0.1 eV.  For all the plots, the energy reference level is set at the valence band maxima of InP 
(EV,INP = 0 eV).  As TInGaAs decreases from 4 to 1 nm, the subband energy level within InGaAs 
quantum well (QW) increases due to stronger quantum confinement by the InP energy barrier.  
On the other hand, the second lowest subband energy level remains relatively unaffected by 
TInGaAs since they are outside of InGaAs QW.  This leads to a smaller subband energy separation 
(∆EΓ) in the Γ-valley of the InP/In0.53Ga0.47As/InP BCH structure with decreasing TInGaAs.  
However, InP/In0.53Ga0.47As/InP BCH with 5 nm TInGaAs does not follow a similar trend because 
the first two lowest subbands are within the InGaAs QW as shown in the rightmost plot of Fig. 
2.3.   
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Fig. 2.3  Energy dispersion (E-k) showing the first 5 subbands in the conduction band of 
InP/In0.53Ga0.47As/InP BCH at ΦS of 0.1 eV and NA of 1×1018 cm-3.   TInGaAs varies from 1 nm (leftmost 
plot) to 5 nm (rightmost plot).  Insets show the subband energy level within the simulated channel QW.  
As TInGaAs decreases from 4-1 nm, the subband energy level within InGaAs QW increases due to stronger 
quantum confinement by the InP energy barrier.  The trend does not apply for InP/In0.53Ga0.47As/InP BCH 
with 5 nm TInGaAs due to the existence of second subband within the InGaAs QW. 
  
The plot of ∆EΓ as a function of TInGaAs is shown in Fig. 2.4 (a).  It is important to note 
that, because of the small conduction band offset between In0.53Ga0.47As and InP, confinement of 
the carriers in the In0.53Ga0.47As layer is weak.  Therefore, a small change of the effective mass 
(meff) was observed when TInGaAs decreases from 5 to 1 nm as shown in Fig. 2.4 (b).  In Fig. 2.4 
(c), 2D DOS versus the energy level above their respective conduction band edge (E-EC) for 
InP/In0.53Ga0.47As/InP BCH with TINGAAS of 1-5 nm is shown.  The 2D DOS is calculated by 































TInGaAs= 1 nm TInGaAs= 2 nm TInGaAs= 3 nm TInGaAs= 4 nm TInGaAs= 5 nm 
∆EΓ = 0.10 eV ∆EΓ = 0.16 eV ∆EΓ = 0.20 eV ∆EΓ = 0.21 eV ∆EΓ = 0.19 eV
ΦS = 0.1 eV Φ S = 0.1 eV Φ S = 0.1 eV Φ S = 0.1 eV Φ S = 0.1 eV
  20
 
Fig. 2.4  Plot of (a) effective mass (meff) versus TInGaAs, (b)  ∆EΓ versus TInGaAs, and (c) 2D DOS 
versus the energy level above their respective conduction band edge (E-EC) for InP/In0.53Ga0.47As/InP 
BCH with TInGaAs of 1-5 nm.  The plots correspond to the E-k diagram in Fig. 2.3 where ΦS and NA are 
fixed at 0.1 eV and 1×1018 cm-3, respectively.  The inset in (c) shows the zoom-in view of 2D DOS in the 
0-0.05 eV range.  Only a small increase of 2D DOS effective mass (10 %) was observed due to the weak 
carrier confinement.   
where ħ is the reduced Plank constant and meff is the effective mass obtained by fitting the E-k 
plot in the Γ-valley assuming parabolic band.  We found that the improvement of DOS due to the 
increase in effective mass is trivial (~10 %), as shown in the inset of Fig. 2.4 (c).  The increase in  
DOS is mainly due to the contribution from the additional subband at the InP band-edge as the 
result of the decrease in ∆EΓ between two lowest subbands.     
 The effect of ΦS on the InP/In0.53Ga0.47As/InP BCH bandstructure is shown in Fig. 2.5.  
In the plot, the ΦS varies from 0.1 eV (leftmost plot) to 0.5 eV nm (rightmost plot), while NA and 
TInGaAs are fixed at 1×1018 cm-3and 3 nm, respectively.  As ΦS increases from 0.1-0.5 eV, the InP 
triangular QW becomes more prominent due to increasing barrier height.  Therefore, the ∆EΓ 
increases due to the stronger confinement of carriers by InP triangular QW.  The plot of ∆EΓ as a 
function of ΦS for InP/In0.53Ga0.47As/InP BCH with TInGaAs of 1-5 nm is shown in Fig. 2.6 (a).  
Obvious increase of ∆EΓ with increasing ΦS can be seen for InP/In0.53Ga0.47As/InP BCH with 
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TInGaAs of 1 to 4 nm.  In the case of InP/In0.53Ga0.47As/InP BCH with TInGaAs of 5 nm, ∆EΓ is 
 
Fig. 2.5   Energy dispersion (E-k) showing the first 5 subbands in the conduction band of 
InP/In0.53Ga0.47As/InP BCH with TInGaAs of 3 nm and NA of 1×1018 cm-3.  ΦS vary from 0.1 eV (leftmost 
plot) to 0.5 eV (rightmost plot).  Insets show the subband energy level for the InP/In0.53Ga0.47As/InP BCH 
with consideration of surface band bending.  The ∆EΓ increases with increasing ΦS due to the stronger 
quantum confinement effect of the triangular QW. 
weakly affected by the change in ΦS.  This is because both the lowest two subbands reside within 
InGaAs QW.  As compared to InP triangular QW, increasing ΦS does not significantly alter the 
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Fig. 2.6  Plot of (a) ∆EΓ versus ΦS and (b) ∆EΓ versus NA.  In (a), the results are obtained at NA of 
5×1016 cm-3, while in (b), the results are obtained at ΦS of 0.3 eV. 
In Fig. 2.6 (b), the plot of ∆EΓ versus NA at ΦS of 0.3 eV shows a similar trend.  This is because 
NA impacts the InP/In0.53Ga0.47As/InP BCH bandstructure in a similar way as ΦS, where higher 
NA would lead to stronger confinement of carriers by InP triangular QW due to decreasing QW 
width.  
2.2.2  Top-of-barrier Simulation of Transistors with InP/In0.53Ga0.47As/InP BCH 
In this Section, semi-classical top-of-barrier (TOB) transport calculations were carried 
out to obtain the ballistic drive current (ID) of the InP/In0.53Ga0.47As/InP BCH devices.  The TOB 
calculations are based on the effective masses and energy levels of the subbands [80],[84].  20 
lowest subbands were considered in our TOB calculations.  EOT and the drain voltage (VD) are 
maintained at 0.5 nm and 0.5 V, respectively.  
Plot of charge concentration (NS) versus NA at ΦS of 0.3 eV is shown in Fig. 2.7 (a).  It 
can be seen that NS of 1 nm TInGaAs device is superior to other devices in all the simulated NA 
range.  At NA of 1×1016 cm-3, significant enhancement in the charge density (NS) of ~80 % can 
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Fig. 2.7  TOB simulation of (a) charge density (NS) versus NA, (b) average velocity (vave) versus 
NA, and (c) ID versus NA.  In plot (a)-(c), ΦS is maintained at 0.3 eV, while both TInGaAs and NA vary from 1 
to 5 nm and 1×1016 to 1×1018 cm-3, respectively.  All the TOB simulations are performed at EOT of 0.5 
nm and VD of 0.5 V. 
DOS of 1 nm TInGaAs device owing to its small ∆EΓ.  Furthermore, only slight degradation (~12 
%) in average velocity (vave) of carriers is observed [Fig. 2.7 (b)] due to the weak confinement of 
electron in In0.53Ga0.47As QW by the InP barrier.  However at higher NA of 1×1018 cm-3, the NS 
enhancement of 1 nm TInGaAs device over 5 nm TInGaAs device reduces to 20%.  This is consistent 
with the observation that ∆ET increases with increasing NA as discussed in previous sub-section.  
In Fig. 2.7 (c), the plot of ID versus NA is shown.  The ID is proportional to the product of NS and 
vave as given by  
avesD vqNI  ,                  (2.4) 
where q is the electronic charge.  Since scaling down of TInGaAs leads to large gain in Ns and 
small drop in vave, ID of InP/In0.53Ga0.47As/InP BCH devices with 1 nm TInGaAs outperforms that of 
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In conclusion, our simulation results show that InP/In0.53Ga0.47As/InP BCH is a promising 
structure to improve In0.53Ga0.47As DOS since the ∆EΓ can be engineered by TInGaAs.  
Furthermore, the vave degradation with decreasing TInGaAs is small.  Based on the simulation 
results from this Section, JLFET devices with 1 nm TInGaAs InP/In0.53Ga0.47As/InP BCH and 
undoped InP substrate (background doping, NA ~ 1×1016 – 5 × 1016 cm-3) were fabricated in the 
next Section for further electrical characterizations and in-depth transport analysis.   
2.3 Realization of InP/In0.53Ga0.47As/InP JLFETs   
Fig. 2.8 (a)-(b) shows the process flow for the fabrication of InP/In0.53Ga0.47As/InP 
JLFETs.  The starting substrate features 1 nm-thick In0.53Ga0.47As layer sandwiched between 1 
nm-thick InP capping layer and the InP (001) substrate with a 200 nm-thick heavily-doped n++ 
In0.53Ga0.47As (5×1019 cm-3) top layer.  The InP capping layer and InP substrate are undoped 
while the 1 nm-thick In0.53Ga0.47As is n-type doped with doping concentration of 1×1018 cm-3.  
This substrate is purchased from IntelliEPI and the epi-layers are grown by molecular beam 
epitaxy (MBE).  First, the mesa mask is defined by lithography, followed by wet etching in 
H3PO4:H2O2:H2O (1:1:20 by volume) for 2 minutes at room temperature.  After the mesa 
formation, rectangular-shaped etch windows with opening size (LEBL) ranging from 50 to 280 nm 
were defined by electron beam lithography (EBL) along ]011[

 direction on the patterned mesa.  
Anisotropic wet etch of n++ In0.53Ga0.47As using H3PO4:H2O2:H2O (1:5:20 by volume) for 15 s 
was then performed at room temperature.  The H3PO4:H2O2:H2O solution was calibrated to etch 
n++ In0.53Ga0.47As at 13 nm/s with In0.53Ga0.47As over InP selectivity of 1600:1.  Due to the high 
etch selectivity, the etch stops at InP capping layer.  This anisotropic wet etch of In0.53Ga0.47As 
along the ]011[

 direction exposes (111)A Ga-terminated surface, resulting in the formation of V-
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Groove, as shown in the tilted-view scanning electron microscopy (SEM) image in Fig. 2.8 (c).  
This is an essential step to achieve a transistor with sub-10 nm LCH.    
After that, the gate stack was formed which comprises of 5 nm Al2O3 gate dielectric 
deposited by atomic layer deposition (ALD) and 100 nm TaN deposited by sputter.  Top SEM 
view of the completed JLFET device is shown in the Fig. 2.8 (d).  The sample was next patterned 
by lithography for metal contact formation on the S/D region.  A quick dip into diluted 
hydrofluoric acid (1:100) was performed for native oxide removal.  This was immediately 
followed by Pd (40 nm) and Ge (90 nm) deposition process to form Pd/Ge metal pads.  
Annealing at 400 C for 10 s was then performed for PdGe Ohmic contact formation. The 
annealing process would allow Ge to diffuse down to react with Pd and excess Ge would  
 
 
Fig. 2.8  (a) Key process flow for fabrication of ultra-short channel (~ 6 nm) JLFET.  (b) 3D 
schematics illustrate the mesa formation step, channel formation step (with ultra-thin InP cap as etch-
stop), fin formation step, and the completed device structure after gate stack and PdGe contact lift-off 
step.  (c) Tilted-view SEM image of the V-Groove formed during channel formation step which is critical 
to the formation of ultra-short channel JLFET devices. (d) Top SEM view of the completed device.  FIB 
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dope In0.53Ga0.47As at PdGe/In0.53Ga0.47As interface [85], [86].  The layout for the JLFET device 
fabrication can be found in appendix 2.7.1.   
In Fig. 2.8 (d), focused ion beam (FIB) cut was performed along the A-A` direction in 
order to obtain the cross-sectional transmission electron microscopy (TEM) image in Fig. 2.9 (a).   
zoom-in view TEM image (bright-field) at the channel region in Fig. 2.9 (b) shows that the 
physical channel length of ~ 6 nm was achieved.  All the TEM cross-sectional images are taken 
with zone axis (ZA) oriented to InP<110>.  Scanning transmission electron microscopy energy-
dispersive X-ray spectroscopy (STEM-EDX) elemental mapping of As Kα, Ga Kα, P Kα and In 
Kα in Fig. 2.9 (c) confirm the presence of the 1 nm-thick In0.53Ga0.47As sandwiched between the 
1 nm-thick InP capping layer and the InP substrate.  High-angle annular dark field (HAADF) 
STEM is employed here using the FEI Tecnai X-TWIN TEM.  
 
Fig. 2.9 (a) Cross-sectional TEM image along A-A` of a JLFET device in Fig 2.8 (c) showing V-Groove 
channel formed by anisotropic wet etch.  (b) Zoom-in view of the channel region showing LCH of ~ 6nm.  
The zone-axis (ZA) for all TEM images is [110] (c) STEM-EDX elemental mappings of the As Kα, Ga 
Kα, P Kα and In Kα on the channel region shows the presence of ultra-thin 1 nm InP capping layer and 1 
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2.4 Electrical Characterizations of InP/In0.53Ga0.47As/InP JLFET Devices 
Fig. 2.10 (a) shows the ID-VG curves of InP/In0.53Ga0.47As/InP JLFET with LCH of 6 nm.  
Decent transfer characteristics were observed.  Drive current of 420 μA/μm was achieved at a 
gate over drive of 0.7 V and VD of 0.7 V as shown in the output characteristics of the same 
device in Fig. 2.10 (b).  ID-VG of a transistor with LCH of 76 nm is shown in Fig. 2.10 (c).  This 
device exhibited excellent short channel effect control with high ION/IOFF of 5 orders and very 
good subthreshold characteristics with DIBL of 165 mV/V and subthreshold swing (SS) of 131 
mV/decade at VD of 0.7 V.  
The excellent control of SCEs was also depicted in the plots of DIBL versus LCH and 
threshold voltage (VT) versus LCH at VD of 0.5 V in Fig. 2.11.  The VT is extracted using linear 
extrapolation method at VD of 0.05 V.  The improved electrostatics down to sub-20 nm was 
achieved by using an extremely-thin In0.53Ga0.47As channel.  A similar enhancement was 
observed in the ION/IOFF versus LCH plot [Fig. 2.12] where ION/IOFF of ~5×105 at VD of 0.5 V was 
achieved for JLFETs down to sub-20nm LCH. The plot of ION versus IOFF in Fig. 2.13 shows that, 
at a fixed IOFF of 1 μA/μm, the transistors delivered a drive current of 550 μA/μm at VG = VD = 
0.7 V. With further EOT scaling, the drive current and control of SCEs can be improved. 
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Fig. 2.10  Comparison of the measured InP/In0.53Ga0.47As/InP nFET data (symbols) and modeled 
data (lines) at room temperature for LCH of 6 nm (top row) and LCH of 76 nm (bottom row).  Excellent data 
fitting by VS model was obtained for a wide range of LCH and bias voltages using VG independent values 
of vx0 and μapp.   
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LCH = 76 nm 
VD = 0.1- 0.7 V






Fig. 2.11  Plot of VT and DIBL versus LCH. Good SCEs control was achieved for LCH down to sub-
20nm LCH. The EOT of the devices is 2.5 nm. 
 
Fig. 2.12  Plot of ION/IOFF versus LCH for VD = 0.5 V. Good ION/IOFF of ~ 5 × 105 order was achieved 





























EOT = 2.5 nm
VDS = 0.5 V
ION/IOFF ~5 × 105














      
Fig. 2.13  Plot of |IOFF| (VG = 0 V, VD = VDD) versus |ION| (VG =VD=VDD) for VDD = 0.5V and 0.7 V. 
2.5 Investigation of Ballistic Transport in InP/In0.53Ga0.47As/InP JLFETs 
2.5.1 Transport Analysis of the Short Channel Transistors  
Carrier transport analysis of short channel transistors was carried out using the method 
proposed in [79] which is based on analysis of the channel length dependence of apparent 
mobility (µapp) and virtual-source (VS) velocity (vx0) [87]-[89].  Since the method does not 
assume any temperature dependence of transport parameters or any theoretical knowledge of 
band structure parameters, it can be applied to our short-channel transistors with 
InP/In0.53Ga0.47As/InP BCH. 
The VS model requires 6 device parameters including LCH, IOFF, total resistance (RT), gate 
capacitance in strong inversion (Cinv), subthreshold-swing (SS), and drain-induced barrier 
lowering (DIBL).  All of them can be obtained directly from experimental data.  Cinv of 1.65 
























ION (A/m) @ VGS = VDS = VDD 
VGS = VDS = 0.5 V
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device with LCH of 20 µm.  The VS charge density fitting parameter (α) of 3.5 and saturation-
transition-region fitting parameter (β) of 1.8 are used for the data fitting using VS model.  The 
VS model assumes a VG-independent vx0 and µapp.  This assumption is still valid in our case 
because our simulated result shows that the vave variation (∆vave/vave) is less than 10% in the 
relevant NS regime, as will be shown later.  Meanwhile, we found that μapp variation (∆μapp/μapp) 
is less than 20 % from the extracted mobility of the long channel devices. 
Using the VS model to simultaneously fit ID-VG and ID-VD data, extrinsic series resistance 
(Rext) can be extracted, and thus intrinsic values of µapp and vx0 can be obtained.  Fig. 2.9 (a)-(d) 
show the measured and fitted ID-VG and ID-VD curves with two different LCH values.  Excellent 
agreement was obtained over a wide range of bias voltages using VG independent vx0 and μapp. 
 The extracted vx0 and μapp at VD of 0.5 V versus LCH are shown in Fig. 2.10 (a) and (b), 
respectively.  It can be observed that vx0 decreases while μapp increases with increasing LCH.  
These dependencies will be used to extract the unidirectional thermal velocity (vTx), critical 
length (LC), and mean free path (λ) in the following Section.   
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Fig. 2.14  Plot of (a) injection velocity versus channel length (vxo-LCH) and (b) apparent mobility 
versus channel length (µapp-LCH), extracted using VS model.  The vxo increases while µapp decreases with 
decreasing LCH in our devices, consistent with the reported data in [79].  As the device approaches the 
ballistic limit, it is expected that vx0 approaches the unidirectional thermal velocity (vTx) while µapp 
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2.5.2 Extraction of Short-Channel Devices’ Ballistic Parameters 
The key equations used to extract vTx, LC, and λ are summarized as follows [79]   







,                      (2.5) 









L .                         (2.6) 
where k is the Boltzman constant, T is the absolute temperature, λLIN is mean free path in the 
















kTL  .                          (2.7) 
Fig. 2.15 (a) plots LCH/μapp versus 1/vx0 for devices with different LCH.  The points follow 
a straight fitted line.  From the slope (s) of the fitted line and intercept (i) with the Y axis, vTx can 
thus be extracted based on equation (2.7) and is given by 
            vTx = 
i
sqkT /2  = 3.03×107 cm·s-1,                  (2.8) 
while LC can be extracted by 
     LC = CHLsq
kT 1  ≈ 0.1 × LCH.              (2.9) 
Using the extracted vTx value, the ballistic ratio (BSAT = vx0/vTx) at the saturation regime 
(VD = 0.5 V) for our short-channel devices can be obtained as a function of LCH, as shown in Fig. 
2.15 (b).  BSAT increases with decreasing LCH.  The device with the shortest LCH of 6 nm shows 
BSAT of ~0.75.        
Fig. 2.15 (c) plots the extracted λLIN and λSAT using equation (3) and (4).  Our extracted 
λLIN and λSAT values are in the range of 7-14 nm which is ~1.5 times larger than the λ reported in  
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Fig. 2.15 (a) LCH/μapp versus 1/vx0 plot for devices with InP/In0.53Ga0.47As/InP BCH.  A straight line 
through the data points was obtained. (b) Plot of ballistic ratio at saturation regime (BSAT) versus LCH. The 
device with 6 nm LCH was found to have BSAT of 0.75. (c) Plot of extracted values of λLIN and λSAT versus 
LCH.  λLIN and λSAT were extracted using equation (2.5) and (2.6), respectively. 
[90] for In0.53Ga0.47As short channel nFinFETs.  Similar to the observation in [79], our extracted 
mean free path decreases with decreasing LCH.  This phenomenon can be attributed to the 
momentum transfer between carriers and the plasmon near the source of the short-channel 
devices [91], [92].   
Finally, we compare vx0 of the InP/In0.53Ga0.47As/InP BCH devices with Si nFETs [79], 
[93] with LCH ranging from 6 to 200 nm in Fig. 2.16.  The stars represent data extracted from this 
work and with VD of 0.5 V.  As compared with ITRS projected value for strained Si nFETs at VD 
= 0.8 V, ~ 30% improvement in vx0 was achieved in our devices for LCH less than 10 nm.   
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Fig. 2.16  Benchmark plot comparing the vx0 of our devices extracted at VD of 0.5 V with vx0 of the 
state-of-art Si nFETs with VD ranging from 0.8-1.1V reported in the literature.  Strained Si nFETs 
(square) had been demonstrated with higher vx0 over Si nFETs (circle).  Our devices (star) shows 30 % 
higher vx0 compared to the ITRS projected vx0 values for strained Si nFETs at sub-10 nm LCH regime. 
2.6 Summary 
In this Chapter, an approach to improve the DOS of In0.53Ga0.47As channel MOSFETs 
using the InP/In0.53Ga0.47As/InP BCH is presented.  The DOS of InP/In0.53Ga0.47As/InP 
heterostructure can be improved by engineering the subband energy separation in the Γ-valley.  
The ballistic transport performance of the InP/In0.53Ga0.47As/InP heterostructure with different 
TInGaAs was studied using semi classical top-of-barrier model.  The device with 1 nm TInGaAs was 
found to provide the highest drive current among the simulated structures, outperforming both 
InP and In0.53Ga0.47As single channel material at equivalent oxide thickness (EOT) of 0.5 nm.  
Transistors featuring InP(1 nm)/In0.53Ga0.47As(1 nm)/InP heterostructure and channel length 
(LCH) down to 6 nm were subsequently realized and their short channel transport parameters 
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Chapter 3  
Towards High Mobility III-V/Ge FinFET CMOS 
Integrated on Si Platform: Growth and Physical 
Modeling of InxGa1-xAs (x = 0 and 0.2) on Ge Fin  
3.1 Introduction 
High-mobility III-V compound semiconductors such as gallium arsenide (GaAs) or 
indium gallium arsenide (InGaAs) are promising alternative channel material candidates to 
replace Si in metal-oxide-semiconductor field-effect-transistors (MOSFETs) for high-speed and 
low-power logic applications [94]-[96].  In Chapter 2, InGaAs nFET with shortest channel length 
of 6 nm was demonstrated with 30 % higher injection velocity as compared to Si at sub-10 nm 
technology node.  However, the device was realized on InP substrate, which is costly and 
difficult to make in large wafer size.  In order to reduce the cost of production and achieve high 
volume production, III-V materials have to be integrated on silicon substrates to leverage on 
their mature Si complementary-metal-oxide semiconductor (CMOS) fabrication technology and 
infrastructure. 
Intensive research has been carried out to integrate III-V material such as GaAs on Si.  
This includes direct growth of GaAs on Si islands [97], flip-chip bonding [98],[99], insertion of a 
silicon-germanium (SiGe) graded buffer layer for GaAs growth [100],[101], and selective aspect 
ratio trapping (ART) method [102].  Nanoheteroepitaxy of GaAs on Ge fins [103],[104] is 
another promising integration scheme that could enable co-integration of III-V (GaAs) n-channel 
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field- effect-transistor (nFET) and Ge p-channel field-effect-transistor (pFET) on a Si platform.  
However, there are many challenges for GaAs growth on Ge, such as the formation of antiphase 
domains (APDs) that typically occurs during the growth of polar III-V materials on non-polar 
materials.  APDs can be effectively suppressed with the use of offcut substrates [105]-[106].  We 
performed initial work on the selective growth of GaAs on Ge fins or stripes with different in-
plane orientations formed on a Germanium-on-Insulator (GeOI) wafer having an offcut (001) Ge 
surface [107]. The GaAs crystals grown on Ge fins have shapes that depend on the fin 
orientations.    
In this Chapter, we report a physical model to explain the effect of Ge fin orientation on 
the facet angles of GaAs crystals grown on the Ge fins with different in-plane orientations 
formed on a GeOI wafer having an offcut (001) Ge surface.  The understanding of the as-grown 
GaAs surface orientation is critical for the design of high performance metal-oxide-
semiconductor (MOS) devices, since the surface orientation can affect the interface state density 
(Dit), surface roughness scattering, and electron mobility [108]-[109].  In the second part of this 
Chapter, selective growth of In0.2Ga0.8As on Ge fin is demonstrated.  The growth mechanism of 
In0.2Ga0.8As on Ge fin was analyzed through extensive Scanning Electron Microscope (SEM) 
and Transmission Electron Microscope (TEM) characterizations.  Integration of high-quality 
In0.2Ga0.8As on Ge fin could enable the realization of high mobility InGaAs n-FinFET and Ge p-
FinFET complementary-metal-oxide-semiconductor (CMOS) on Si platform for future low 
power and high performance logic applications.   
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3.2 Nanoheteroepitaxy of Gallium Arsenide (GaAs) on Germanium (Ge) Fins 
A schematic showing our experimental setup is presented in Fig. 3.1.  A GeOI wafer with 
50 nm-thick Ge on 100 nm-thick SiO2 (buried oxide or BOX) on Si was used as the starting 
substrate.  The Ge surface has an (0 0 1) offcut surface with the offcut oriented 10° towards the 
<1 1 1> direction, i.e. the normal to the surface is ]118[

.  20 nm of SiO2 was initially deposited 
as a hardmask.  Electron Beam Lithography (EBL) was used to define photoresist patterns on the 
SiO2 hardmask.  Lines with various angles θ with respect to the <0 1 1> flat were defined.  θ 
ranges from 25° to 70°.  This was followed by dry etching and hardmask removal.  Rapid 
Thermal Oxidation (RTO) at 400 °C for 60 s was then used to smoothen the sidewalls of the fins.   
 
Fig. 3.1  Fins with different orientations (θ = 25° to 70°) defined on a GeOI substrate having an 




















Fig. 3.2  (a) Key growth sequence for selective growth of GaAs on Ge fins. (b) Growth splits 
involving temperature and filling factor for optimizing the growth of GaAs on Ge fins. The V/III ratio and 
growth pressure are maintained at 15 and 75 Torr, respectively. Growth selectivity can be improved with 
larger filling factor while the surface roughness can be improved with higher growth temperature.     
Next, the sample was cleaned using a cyclic DHF (HF:H2O=1:50) treatment before being 
loaded into an AIXTRON 200 MOCVD tool for GaAs growth for 600 s at a temperature of 650 
°C and a pressure of 75 Torr.  The III-V precursors used were TributhylArsenic (TBAs) and 
TrimethylGallium (TMGa).  The ratio of the flow rate (measured in sccm) of TMGa to that of 
TBAs is 15:1 [110].  The GaAs growth sequence is illustrated in Fig 3.2 (a). The GeOI sample 
first went through pre-bake at 420 °C for 5 minutes, followed by 2.5 minutes high temperature 
(650 °C) stabilization in H2 ambient.  Then GaAs growth was performed for 5 minutes.  The 
growth conditions were optimized by varying the growth temperature and filling factor as shown 
in Fig. 3.2 (b).  Good growth selectivity and smooth surface for as-grown GaAs on GeOI sample 
was achieved with 95 % filling factor at growth temperature of 650 °C.  All the MOCVD 
growth processes in this Chapter were performed by Y. Cheng from Institute of Materials 





































































































Fig 3.3 (a) shows High Resolution X-Ray Diffraction (HR-XRD) (004) spectra of the ω-
2θ scan of GeOI samples after GaAs growth. The separation of the Ge and GaAs peak exhibits a 
larger value over 0.1° as compared with the theoretical prediction of about 0.05°. This is due to 
the fact that GaAs deposited on the mis-oriented Ge substrate usually creates a tilt angle between 
the lattice plane of the substrate and the epitaxial layer, resulting in the displacement of the 
epitaxial layer peak in the diffraction curve [111].  Top view inspection of the Ge fin before and 
after the growth of GaAs on Ge fins was performed using SEM, as shown in Fig. 3.3 (b). A 
cross-section TEM image was taken along line A-A` in Fig. 3.3 (b) to examine the structure of 
the as-grown GaAs on the Ge fins.  Faceted surfaces of the as-grown GaAs were observed in the 
TEM image in Fig. 3.3 (c).   
The left facet makes an angle α with respect to the Ge surface plane, and the right facet 
makes an angle β with respect to the Ge surface plane.  These facets correspond to the slowest 
growing planes.  In general, the left and right facets are not symmetrical and are not equivalent 
crystal planes.  It should be noted that the facet angles α and β are defined in a plane 
perpendicular to the longitudinal axis of each fin, henceforth referred to as fin cross-section 
plane.  Fig. 3.3 (d) illustrates a three-dimensional schematic of the GaAs grown on a fin with 
orientation θ.  It should also be noted that the TEM plane which cuts along line A-A` is a 
)1274510(

 plane and is not generally the fin cross-section plane.  In the TEM plane, the left 
and the right facet angles are α` and β`, respectively.  By simple geometry, we have  
         )cos(
`)tan()tan( 
  ,                 (3.1)                             
 and  
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Fig. 3.3  (a) High resolution XRD showing distinct Ge and GaAs peaks. SEM images of (b) Ge 
fins before and after GaAs growth.  (c) Cross-sectional TEM image (bright-field) along the line A-A` in 
(b) shows the faceted growth of GaAs on Ge fins.  (d) Schematic showing the method for extracting the 
growth rate in a direction perpendicular to the facet plane.  The growth rate is proportional to L or L’. 
 
         )cos(
`)tan()tan( 
  .       (3.2) 
 The growth rate in a direction perpendicular to a GaAs facet on Ge fin is proportional to 
the perpendicular distance L of the GaAs facet plane to the nearest Ge fin corner.  This is 
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perpendicular distance between the GaAs facet and the nearest Ge fin corner is denoted as L`.  L 
can be obtained from the projection of L` onto the fin cross-section plane using  
                                                
`)sin(
)sin()`cos( 
LL  ,                                      (3.3) 
for the left GaAs facet  and 
    `)sin(
)sin()`cos( 
LL  ,                (3.4) 
for the right GaAs facet.
   
 
The growth rate in a direction perpendicular to a slow-growing GaAs facet or plane can 
therefore be obtained by  
                                                          
t
Lr  ,      (3.5)                             
where the growth time t in our experiment is 600 s. 
High Resolution TEM (HRTEM) images (bright-field) were taken at the GaAs-Ge 
interface at the top and side of a fin (Fig. 3.4) and they reveal good crystalline quality.  No 





Fig. 3.4  HRTEM (bright-field) confirms the good crystalline quality of the GaAs grown on the Ge 
fins.  Zoomed-in views of the interface between GaAs and Ge at the top and side of the fin are also 
shown.  The zone-axis (ZA) of the TEM is [010].  The TEM is performed at Institute of Materials 
Research and Engineering (IMRE) through a service contract. 
Facet angles α and β and their corresponding growth rates r were extracted from TEM image for 
each fin orientation and are presented in Table 2.1.  It is interesting to note that there is a 
decreasing trend for the growth rate with increasing fin orientation from θ = 25° to θ = 70°.  On 
the other hand, the facet angles α and β increase with increasing fin orientation from θ = 25° to θ 
= 70°.  These observed growth rates for the left GaAs facets are plotted as vectors in a three-
dimensional space in Fig. 3.5.  Each vector corresponds to the growth rate in a direction 
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Fig. 3.5  Experimental growth rates of the left facet of as-grown GaAs on Ge fin for various fin 

















25.0  38.0 90  48.1 234 
32.3  38.6 101  51.7 151 
40.0  39.4 113  50.8 123 
47.3  39.8 113  52.0 106 
55.0  41.9 87  54.1 98 
62.3  43.4 94  57.2 87 




























3.3 Physical Modeling of GaAs Growth on Ge Fins 
3.3.1 GaAs Facet Identification 
The GaAs facets formed on Ge fins with various orientations are investigated next using 
a model based on Wulff’s theory [112].  According to the Wulff theory, the shape of an as-grown 
crystal structure on a convex shaped surface can be constructed by intersections of all the growth 
facet planes which are displaced from a reference point by a perpendicular distance proportional 
to their growth rate.  The smallest shape confined by intersection of all the growth facet planes 
predicts the shape of the crystal grown.  In other words, growth facets on a convex surface tend 
to be dominated by the slowest growing facets [113].  For example, GaAs which is grown on an 
infinitesimally small seed or GaAs nanoparticle would result in an Equilibrium Crystal Shape 
(ECS) [114]-[115] that terminates with {1 1 0}, {1 1 1}A and {1 1 1}B surfaces, which are the 
slowest growing facets.  In the case where the growth seed is prepared on an offcut substrate 
such as a GeOI (1 0 0) substrate with a 10° offcut towards <1 1 1>, the resulting ECS would be 
tilted towards [1 1 1] with the substrate’s normal vector ]118[

 making an angle of 10o with 
respect to the ECS [1 0 0] vector as shown in Fig. 3.6 (a). 
We note that a cross-section obtained by intersection of an arbitrary plane with the ECS 
and passing through the ECS center would yield a shape circumscribed by the slowest growing 
planes.  A fin structure can be constructed as shown in Fig. 3.6 (b).  The resulting fins are our 
predicted final fin structures since they have cross-sections that intersect with the slowest 
growing facets of the ECS.  
In our experiment, the Ge fins are prepared on the )118(

 plane and the fin orientation θ 
= 0° is defined along the  441  direction.  Thus, the fin cross-section plane for θ = 0° 
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intersects with the ECS on the (0 1 1) plane as shown in Fig. 3.6 (b).  Similarly, the fin cross-
section plane for θ = 90° intersects with the ECS on the )441(   plane.  In general, the cross-
section for a θ-oriented fin can be predicted by the intersection of the fin cross-section plane [that 
makes a counter-clockwise angle θ with the (0 1 1) plane] with the ECS. 
Facet angles α and β shown in the ECS cross-section in Fig. 3.6 (b) correspond to the 
GaAs facet angles defined earlier in the fin cross-section plane in Fig. 3.3 (d).  Since α and β are 
related to the ECS, they can be modeled as a function of fin orientation θ with the known ECS 
facet angles as well as the substrate offcut angle, φ. 
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Fig. 3.6  (a) Equilibrium Crystal Shape (ECS) showing the facets formed when growth is 
performed on an infinitesimally small seed on a 10° offcut substrate.  The slowest growing facets are {1 1 
0}, {1 1 1}A and {1 1 1}B.  (b) ECS cross-sections can be used to predict the as-grown GaAs facets on 





































 The facet angles α and β for various intersecting ECS facets can thus be derived as:  




















 ,  (3.7) 
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 ,  (3.11) 
where ߮ is 10° in our experiment.  The values 54.7° and 45° are the angles made by {1 1 1} and 
{1 1 0} planes, respectively with respect to {1 0 0} plane. 
 The ECS facets that are intersected by the fin cross-sections can be identified by 
comparing the experimentally extracted facet angles from Table 2.1 with the modeled facet 
angles using Equations (6) to (11) as shown in Fig. 3.7.  The comparison shows a good fit 
between the modeled and experimentally extracted α and β.  The cross-sections of fins oriented 
from θ = 25° to θ = 40° intersect with the {1 1 0} ECS facet, while the cross-sections of fins 
oriented from θ = 47.3° to θ = 70° intersect with the {1 1 1}B ECS facet. 
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Fig. 3.7  Facet angles α and β plotted as a function of fin orientation.  Extracted angles from TEM 
are plotted as symbols, and calculated angles are plotted as lines. The experimental facet angles fit well 
with the calculated curves for α and β. 
3.3.2 Calculation of Growth Rates for Equilibrium Crystal Structure (ECS) Facets 
The growth rate in a direction perpendicular to a plane (m n o) is proportional the shortest 
perpendicular distance from the ECS facet plane to the ECS center.  The shortest perpendicular 
distance corresponds to the growth thickness L{m n o} of that particular plane.  The growth 
thicknesses of the slowest growing facets of the ECS are denoted as L{8 1 1} L{1 1 1}A, L{1 1 0} and 
L{1 1 1}B as shown in Fig. 3.8 (a). 
 The growth thickness of the ECS facet in the direction normal to the GeOI substrate, L{8 1 
1}, can be extracted directly from the thickness of the as-grown GaAs on the un-patterned GeOI 
bulk region.  However, the growth thicknesses of the slowest growing facets of the ECS [L{1 1 
α
β
{1 1 1}A {1 1 0} {1 1 1}BModel Experimentα
β














1}A, L{1 1 0} and L{1 1 1}B] cannot be measured directly from the experimental GaAs facet growth 
thickness L.  This is because the experimental GaAs facet growth thickness L is not always the 
shortest growth thickness measured from the ECS facet plane to the ECS center. 
 Fig. 3.8 (b) shows a schematic of the ECS which is projected onto the )118(

 plane.  The 
projection outlines the intersects of various ECS facets with the )118(

 plane.  Perpendicular 
lines connecting these boundaries to the ECS center make specific angles γ with respect to the <0 
1 1> direction.  These perpendicular lines correspond to the ECS-intersecting plane that contains 
the shortest vector from the ECS facet plane to the ECS center. In order to compute the 
growth thicknesses of the slowest growing planes of the ECS [L{1 1 1}A, L{1 1 0} and L{1 1 1}], each 
experimental growth thickness L for various fin orientations was first associated with their 
respective intersecting ECS facets.  This was done previously in Section A.  Subsequently, each 
experimental growth thickness L can be projected onto the ECS-intersecting plane that contains 
the shortest vector from the ECS facet plane to the ECS center to compute its corresponding ECS 
facet growth thickness as follows: 
ECS growth thickness calculation for the left half of the ECS uses 
       )sin(
)],(sin[)cos(
}111{ 
  LL A ,    (3.12) 
          )sin(
)],(sin[|)cos(|
}011{ 
  LL ,    (3.13) 
                          )sin(
)],(sin[)cos(
}111{ 
  LL B ,    (3.14) 
where α(γ, φ) takes the same form as in Equations (6), (8) and (10).  The value of γ for {1 1 1}A, 
{1 1 0} and {1 1 1}B are -7°, 53°, and 90°, respectively. 
 ECS growth thickness calculation for the right half of the ECS uses 
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                        )sin(
)],(sin[|)cos(|
}111{ 
  LL A ,   (3.15) 
            )sin(
)],(sin[|)cos(|
}011{ 
  LL ,   (3.16) 
          )sin(
)],(sin[)cos(
}111{ 
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,   (3.17) 
where β(γ, φ) takes the same form as in Equations (7), (9) and (11).  The value of γ for {1 1 1}A, 
{1 1 0} and {1 1 1}B in this case are 7°, 51°, and 90°, respectively.  Note that α and β in the 
denominator in Equations (3.12) to (3.17) are the experimentally obtained values. 
 ECS facet growth rate can thus be determined from the calculated growth thickness using  
         
t
L
r }onm{}onm{  .     (3.18) 
The growth rates for each equivalent plane obtained from Equations (3.12) to (3.18) are averaged 
and plotted as box plots in Fig. 3.9.  The ratio of the averaged ECS facet growth rates for {8 1 
1}:{1 1 1}A:{1 1 0}:{1 1 1}B is 18.2:11.2:10:9.2. 
 
Fig. 3.8  (a) Growth thicknesses of the slowest growing facets of the ECS.  (b) Planar projection of 















Fig. 3.9  Extracted growth rates of the slowest growing facets of the ECS.  Average growth rate 
ratio for {8 1 1}:{1 1 1}A:{1 1 0}:{1 1 1}B of the ECS is measured to be 18.2:11.2:10:9.2. 
From the thermodynamic standpoint, the equilibrium crystal shape (ECS) can be 
determined by minimization of the free energy of the crystal.  Specifically, the planes with lower 
surface energy are energetically more favorable, and thus dominate the ECS. In the case of Si 
and Ge, the surface energies of various planes can be explained through broken-bond-counting 
model per unit area, where higher surface energies planes have higher broken bonds density.  
Since the broken bond density for Si and Ge increases in the order of (111) < (110) < (001), the 
surface energies also increases in the order of (111) < (110) < (001) [116].  
However for compound semiconductor such as GaAs, the presence of cations (Ga) and 
anions (As) could also lead to certain polarized surfaces which are thermodynamically unstable. 
Moll et al. [117] and Platen et al. [118] have calculated the surface energies of the various GaAs 
planes using first principle density functional theory (DFT).  Here, the surface energies of typical 































GaAs (001), (110), (111)A, and (111)B planes are briefly discussed.  GaAs (110) is the cleavage 
plane which contain the same number of cations and anions, thus it is intrinsically neutral.  
Under moderate As growth environment (which can be controlled by adjusting the V/III ratio), 
the cleavage surface is energetically most favorable as compared to the other polar (001), (111)A 
and (111)B surfaces.  Thus, it is predicted that the GaAs ECS would be defined by the (110) 
planes.  However, in As-rich growth environment which is the case for our experiment, the 
surface energy of all the planes under discussion are relatively similar with the slight increase in 
the order of (111)B < (110) [or (001)] < (111)A.  This implies that all the planes under 
discussion could co-exist in the GaAs ECS under As-rich growth environment, as predicted by 
Moll et al., [117].  Our extracted growth rate in Fig. 3.9 and constructed ECS in Fig. 3.8 are in 
good agreement with these findings. 
Furthermore, in the As-rich growth environment, the (111)B surface undergone As-trimer 
(2×2) surface reconstruction [117], [119].  It had been reported that this surface could disturb the 
incorporation of Ga adatom into the lattice sites since there is no Ga-adsorption sites on such 
surface.  Therefore, the migration length of Ga-adatom on (111)B surface increases with 
increasing III/V ratio.  This reduces the growth rate of the (111)B GaAs plane and increases the 
growth rate of the adjacent planes since the Ga adatom could diffuse and get incorporated in the 
sites of the other surface planes or get desorbed before incorporation on the (111)B surface.  This 
is consistent with the growth rate as shown in Fig. 3.9.        




3.3.3 Prediction of As-Grown GaAs Facets on Different Ge Fins Orientations with 
Constructed ECS 
The ECS for our experiment is obtained by the construction method proposed in Ref. 
[112] as discussed earlier, with inputs from the growth rates of the slowest growing facets of the 
ECS computed in Section B.  ECS facets are initially drawn as independent planes using three-
dimensional software, taking care of the changes in facet angles due to the substrate offcut.  Each 
plane is then displaced with respect to the ECS center along the plane’s normal relative to its 
growth rate.  The smallest crystal structure confined by intersection of all the planes defines the 
ECS for this experiment. 
 The ECS cross-sections which correspond to fin cross-sections from θ = 25° to 70° are 
extracted as shown in Fig. 3.10 (a).  Each ECS cross-section is then extended along the 
longitudinal fin axis to construct the GaAs-on-Ge fins as shown in Fig. 3.10 (b).  The resulting 
three-dimensional GaAs-on-Ge fin structures can thus be predicted. 
 In order to compare with the GaAs facets in the TEM (bright-field) cross-section plane 
cut along A-A` with zone axis shown in Fig. 3.3 (c), the fin cross-sections were taken along C-C` 
from the constructed fins as shown in Fig. 3.10 (c).  The resulting GaAs cross-sections in the C-
C` plane compare well with the experimental results.  
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Fig. 3.10  (a) Modeling of GaAs facets formed on Ge fins with various orientations using the ECS 
constructed from the growth rates extracted from our experiment.  Cross-sections of the ECS 
corresponding to the cross-sections of fins oriented from θ = 25° to θ = 70° are obtained.  (b) Resulting 
ECS cross-sections are used to construct the fins by repeating the cross-sections along their respective fin 
longitudinal axes.  Cross-sections of GaAs facets taken along C-C` are compared with the experimental 
GaAs facets shown in TEM images (bright-field) along A-A` in Fig. 3.3 (b).  The predicted GaAs facets 
match well with the experimental result.  The cross-sections of fins oriented from θ = 25° to θ = 40° 
intersect with the {1 1 0} ECS facet (denoted by {1 1 0}ECS) while cross-sections of fins oriented  from θ 
= 47.3° to θ = 70° intersect with the {1 1 1}B ECS facet (denoted by {1 1 1}BECS ). 
Fin Cross-Section






for θ = 0°
(a)
θ = 25.0° 32.3° 40.0° 47.3° 55.0° 62.3° 70.0°
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3.4 Process Development for Nanoheteroepitaxy of Indium Gallium Arsenide 
(In0.2Ga0.8As) on Ge Fins 
 The Ge fin sample for the growth of In0.2Ga0.8As on Ge fin was prepared in the same way 
as mentioned in Section 3.2.  Before the In0.2Ga0.8As growth, the Ge fins were treated with 10 
cycles of cleaning using H2O and diluted hydrofluoric acid (DHF).  The III-V precursors used 
were TributhylArsenic (TBAs), TrimethylGallium (TMGa), and TrimethylIndium (TMIn).  The 
In0.2Ga0.8As growth sequence illustrated in Fig 3.11 (a) is similar to the GaAs growth sequence in 
Fig 3.2 (a), where the Ge fin sample first went through pre-bake at 420 °C for 5 minutes, 
followed by 2.5 minutes high temperature (640 °C) stabilization in H2 ambient.   
 Then In0.2Ga0.8As growth was then performed for 4 minutes.  The growth conditions were 
 
 
Fig. 3.11 (a) Key growth sequence for selective growth of In0.2Ga0.8As on Ge fins. (b) Growth 
splits involving temperature and filling factor for optimizing the growth of In0.2Ga0.8As on Ge fins. The 
V/III ratio and growth pressure are maintained at 15 and 75 Torr, respectively.  Growth selectivity can be 
improved with larger filling factor, F while the surface roughness can be improved with higher growth 












































































































optimized by varying the growth temperature and filling factor, as shown in Fig. 3.11 (b).  Good 
growth selectivity and smooth surface for as-grown In0.2Ga0.8As on Ge fin sample were achieved 
with 95 % filling factor at growth temperature of 640 °C. 
The SEM images in Fig. 3.12 (b) and (d) show the selective and continuous growth of 
In0.2Ga0.8As on Ge fins using the optimized growth temperature at 640 °C.  In0.2Ga0.8As grown 
on narrow Ge fins was found to be faceted, similar to our previously reported results on the 
physical modeling of the as-grown GaAs facet on Ge fins.  Focused ion beam (FIB) cut was 
performed along the line A-A` in Fig. 3.12 (d) for further TEM analysis.      
 
Fig. 3.12 (a) Layout of parallel Ge fins. (b) Top-view SEM image after growth using layout in (a), 
showing a selective and continuous In0.2Ga0.8As on Ge fins. (c) Layout of Ge fins with different in-plane 
orientations. (d) Top-view SEM image after In0.2Ga0.8As growth using the layout in (c). The as-grown 
In0.2Ga0.8As on Ge fins was faceted.  FIB cut was performed along the line A-A` for further TEM 
analysis.       
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Fig. 3.13  Cross-sectional TEM images (bright-field) of In0.2Ga0.8As fin taken along A-A` from Fig. 
3.12. The void was caused by sample preparation.  The zoom-in TEM images at the fin’s edges (Region ii 
and Region iii) show high defect densities, while the top side of the fin (Region i) shows good crystalline 
quality.  ZA of the HRTEM image is [010].       
Cross-sectional TEM images of the In0.2Ga0.8As fin along A-A` are shown in Fig. 3.13.  Zoom-in 
TEM images on fin edges (Region ii and Region iii) show In0.2Ga0.8As with high defect densities, 
whereas the top side of the fin (Region i) shows good crystalline quality.  The growth 
mechanism can be understood through the selective and periodic growth of Ge and SiGe on Si 
within the SiO2 trench reported in Error! Reference source not found., as shown in Fig. 3.14 
(a) and 3.14 (b).  Due to lattice mismatch, threading dislocations form at the interface between 
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Fig. 3.14 (a) TEM cross section of the Ge/SiGe growth on Si within SiO2 trench. Periodic growth 
of Ge and SiGe clearly shows the evolution of the facet with growth time. (b) The propagation of defects 
was found to be perpendicular to the growth facet. Error! Reference source not found. 
The work by Bai et al. Error! Reference source not found. found that the threading dislocations 
originating at the Ge/Si interface are directed to the trench sidewalls by faceting of the Ge during 
growth, as shown in Fig. 3.14. The observation is consistent with the preferred directions of 
growth dislocation lines as proposed by Klapper [120].  In his work, Klapper uses minimum-
energy theorem and zero-force theorem to calculate the preferred dislocation directions and 
found that they are mostly normal or nearly normal to the growth face.  Therefore, during the 
facet formation, the threading dislocations orient themselves perpendicular to the facet during 
growth, and the angle of the facets directs the dislocations to the sidewall.  







 In this Chapter, a selective growth of GaAs on Ge fins that were formed on 10° offcut 
GeOI substrate was demonstrated.  The dependence of the GaAs facets on fin orientation was 
modeled and experimentally verified.  The GaAs ECS facets were identified based on their 
inclination angles with respect to the GeOI surface and the growth rate of each facet was 
extracted.  The growth rate ratio for {8 1 1}:{1 1 1}A:{1 1 0}:{1 1 1}B was found to be 
18.2:11.2:10:9.2.  Furthermore, selective growth of In0.2Ga0.8As on Ge fin were achieved at 
growth temperature of 640 °C and 95 % filing factor.  Our results pave way for possible 
realization of high mobility III-V/Ge FinFET CMOS on Si platform based on a III-V epitaxy on 























Chapter 4  
Vertically Stacked III-V Nanowire CMOS on Si 
Featuring Extremely Thin (Sub-150 nm) Buffer Layer 
Technology and Common Gate Stack and Contact 
Modules 
4.1 Introduction 
III-V semiconductors have been intensely researched as possible alternative channel 
materials for sub-7 nm technology node logic applications [121]-[131].  To date, one of the main 
challenges is the cost-effective integration of high mobility and low defectivity III-V channel 
materials on a Si platform.  In Chapter 3, direct growth of GaAs and In0.2Ga0.8As on Ge fin has 
been demonstrated.  However, the nFET device realized by such structures could suffer from 
sub-surface leakage current due to unfavorable conduction band alignment between InxGa1-xAs 
with Ge.  Furthermore, unintentional doping due to interdiffusion during growth of InxGa1-xAs 
on Ge could be a potential issue as well.  On the other hand, there have been many demonstration 
of III-V n-channel field-effect-transistors (nFETs) or p-channel field-effect-transistors (pFETs) 
demonstrated on Si substrate separately using various integration approaches such as growth of 
thick buffer layer (thicker than 1 μm) [132],[133], double wafer bonding [134],[135], and aspect  
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Fig. 4.1   Schematic of vertically-staked III-V CMOS nanowires (NWs) on the Si substrate.  
Alternating layers of GaSb (pFET channel) and InAs (nFET channel) grown on GeOI allow for the 
realization of III-V CMOS on a common Si platform.  With the introduction of interfacial misfit-defects 
formation (IMF) technique, the III-V buffer layer stack is as thin as ~150 nm.   
 
ratio trapping (ART) [23].  However, there have been very few reports on III-V complementary-
metal-oxide-semiconductor (CMOS) integrated on Si substrate.       
The first III-V CMOS on Si substrate featuring InGaSb pFETs co-integrated with InAs 
nFETs was demonstrated by J. Nah et al. using double layer bonding technique [28].  While 
devices with good performance such as substhreshold swing (SS) of 84 mV/decade was achieved  
for InAs nFET, the integrated devices using double layer bonding technique are not scalable and 
cannot be applied to sub-7 nm technology node.  More recently, researchers from University of 





Vertically Stacked III-V CMOS Nanowire on Si
Extremely-Thin (Sub-150 nm) 
Buffer Layer using IMF Technology
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by layer transfer technique.  The active layer comprises of n-channel InAs and p-channel GaSb 
(or InGaSb) heterostructure.   However, both nFETs and pFETs realized by this approach exhibit 
poor electrical characteristics and suffer from serious ambipolar characteristics.  Furthermore, 
the cost of layer transfer technique is also a major concern. 
In addition, to have ultimate control of the short channel effects (SCEs) and to increase 
on-state current (ION) at fixed footprint, stacked nanowire (NW) structures are very attractive.  
Recently, a vertically stacked In0.53Ga0.47As NW was demonstrated by Purdue University [139], 
showing excellent control of SCEs.  However, CMOS realization based on stacked nanowires 
has not been reported before.     
In this Chapter, we demonstrated a novel vertically stacked III-V CMOS NW on Si as 
shown in Fig. 4.1.  In Section 4.2, high-quality InAs and GaSb layers were grown on Ge-on-
Insulator (GeOI) through an extremely thin (<150 nm) buffer layer using heteroepitaxy of GaSb 
on GaAs.  This enables the realization of stacked III-V NW CMOS on a common Si platform 
with sub-500 nm channel length (LCH), as will be discussed in Section 4.3.  Subsequently, in 
Section 4.4, the effect of the NW width (WNW) on SS and threshold voltage (VT) of InAs nFETs 
was investigated by both experiment and simulation.  This is a collaboration work with research 
team from Nanyang Technological University (NTU) who had contributed the molecular beam 








Fig. 4.2  (a) Schematic of the layer structure for realizing III-V CMOS on Si substrate with 
extremely-thin buffer layer growth technology. (b) Cross-sectional HAADF-STEM image of the III-
V layers on Si substrate. Together with EDX profile, three GaSb pFET channel layers and three 
InAs nFET channel layers are confirmed to be successfully grown. Buffer underneath the 
InAs/GaSb stack comprise only 50 nm of GaSb and 70 nm of GaAs. This is significantly smaller as 
compared with other reported in literature (typically larger than 1 µm). 
4.2 Extremely Thin Buffer Layer Technology  
 Fig. 4.2 (a) shows a schematic of the III-V CMOS layer structure on GeOI which is 
realized using an extremely-thin buffer layer growth technology.  The MBE growth 
processes in this Section were performed by K. H. Tan et al. from NTU.  The starting 
substrate is a 6° offcut GeOI (100).  The buffer layer comprises of 70 nm of GaAs followed 
by 50 nm GaSb using molecular beam epitaxy (MBE).  A 6° offcut substrate was used to 
grow the initial GaAs buffer layer on GeOI substrate in order to eliminate the anti-phase 
domain formation [105]-[106].  It had been suggested that the vicinal surface contains steps of 
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Fig. 4.3  HRTEM image (bright0field) at the GaAs/GaSb buffer layer interface, revealing the 
growth of high-quality GaSb buffer layer subsequent to the IMF. The HRTEM zone-axis (ZA) is 
[110].  IMF defects are found to be located within 20 nm of the GaAs/GaSb interface. IMF arrays 
accommodate the 7.78% compressive lattice mismatch between GaSb/GaAs by forming a dangling 
bond at every 14th Ga atom.  The TEM was performed at Data Storage Institute (DSI) through a 
service contract.  
 
Another model regards the vicinal surface as a single-layer staircase consists of two types of 
steps SA and SB, according to Chady’s notation [137].  It is expected  that  at  the  initial  stage  of 
growth, only one kind of step is energetically preferable for each atom species, thus providing a 
perfect atomic stack of polar material atoms [105]-[106].  The 6° offcut surface is necessary to 
prevent the APD formation in the GaAs layer which could subsequently propagate into the 
active layers. 








Dangling bonds at 
every 14th Ga atom
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The key success of the growth is the interfacial misfit-dislocation formation (IMF) 
which confines most of the defects within a few nanometers from the GaAs/GaSb interface, 
enabling subsequent growth of high quality III-V material.  The high-angle angular dark 
field scanning TEM (HAADF-STEM) in Fig. 4.2 (b) depict the various III-V layers grown 
on GEOI.  Energy dispersive X-ray spectroscopy (EDX) line scan overlayed on the 
HAADF-STEM image [Fig. 4.2 (b)] clearly shows that continuous InAs/GaSb film stack are 
successfully grown on the thin GaSb/GaAs buffer layers.  A regular array of interfacial 
misfit-defects is formed at the GaAs/GaSb interface as shown by the high-resolution 
transmission electron microscopy (HRTEM) (bright-field) in Fig. 4.3.  The zone-axis of the 
HRTEM image is [110].  Under specific growth conditions, high quality IMF array can form 
with a period of ~5.6 nm and can accommodate the 7.78 % lattice mismatch between GaSb 
and GaAs.  It had been reported that the IMF is a 90° edge dislocation defect site which 
directs the propagation of the defects perpendicular to the growth plane, resulting in a high-
quality growth of the active layer [140].  The HRTEM image in Fig. 4.3 also shows that 
high-quality GaSb buffer was achieved within sub-20 nm growth subsequent to the IMF 
formation, suggesting that further reduction of the buffer layer thickness is possible. 
The InAs/GaSb multilayer heterostructure was investigated by cross-sectional TEM 
(bright-field) measurement and analysis as shown in Fig. 4.4 (a). Since the lattice mismatch 
between InAs and GaSb is about 0.62 %, InAs/GaSb interface is tensile (T) and GaSb/InAs 
interface is compressive (C). In order to balance the strain, equal number of C/T layers was 
grown.  From Fig. 4.4 (a), it can be seen that the epilayers were homogeneous and have a smooth 
heterointerface. A zoom in view high-resolution TEM image (bright-field) in Fig. 4.4 (b) shows 
a sharp interface, where the lattice line can be seen to extend across the GaSb and InAs layer.  
  68
Atomic force microscope (AFM) scan with a 3 μm × 3 μm scan area reveals a root mean square 
(r.m.s) value of 2.51 nm, as shown in Fig. 4.4 (c). On this sample, pit-holes can be seen from the 
AFM image, likely due to threading dislocation that propagates from the GaAs/GaSb interface. 
The pit-holes and the surface roughness can be further improved by calibrating the growth 
conditions. In a recemt follow up work done by Tan et al. [141], r.m.s value a small as 0.5 nm 
was achieved by optimizing the growth temperature. This value is comparable to the best 
reported r.m.s value for thick buffer layer. 
 
Fig. 4.4  (a) TEM image (bright field) of the active layers comprising of InAs/GaSb 
stacked layers. (b) Zoom in view HRTEM image (bright-field) at the InAs/GaSb interface, showing 
the high-quality of InAs and GaSb layers. (c) AFM surface scan of the grown layer structure reveals 
RMS value of 2.51 nm.  The zone axis (ZA) of the TEM images are [110].  The TEM was 
performed at DSI through a service contract. 
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Table 4.1  Advantages of thin buffer layer technology as compared to other state-of-art III-V on 
Si integration techniques. 
 
Table 4.1 shows the advantages of thin buffer layer growth technique as compared to 
other state-of-art integration techniques, including aspect-ratio-trapping, nanoheteroepitaxy, 
layer transfer, and thick buffer layer.  In terms of cost, thin buffer layer compares favorably 
with thick buffer layer technology since more than 10 times reduction in buffer layer 
thickness can be achieved.  Furthermore, the integration process is simple and does not 
require nano-trench patterning used in ART and nano-structure formations used in 
nanoheteroepitaxy.  In addition, thin buffer layer technology has high scalability, which is 
the ability of an integration approach to be applied on the Si substrate with growing wafer 
size.  Thin buffer layer technology can be used to integrate III-V materials on 12” or larger 









Scalable to 12” 
and above
Layer 
Transfer × × √ ×
Nanohetero
epitaxy √ √ × √
ART √ √ × √
Thick
Buffer × √ √ √
Thin 
Buffer √ √ √ √
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Fig. 4.5  (a) Process flow for fabrication of vertically stacked III-V NW CMOS.  (b) Tilt-view 
SEM showing the successful formation of vertically stacked NWs after the NW release step.  (c) Cross-
sectional TEM image (bright-field) of the stacked InAs NW FETs cutting along line A-A’ in (b).  The 
InAs wires have height of ~20 nm and are surrounded by the Al2O3 high-k gate dielectric.        
4.3 Realization of Vertically Stacked III-V NW CMOS 
Key process flow for the realization of vertically stacked III-V NW CMOS is shown in 
Fig. 4.5 (a).  First, diamond-shaped etch windows with spacing ranging from 80 to 160 nm and 
in steps of 2 nm were defined by electron beam lithography (EBL).  This was followed by 
photoresist trimming using O2 plasma at 180 °C for 10 s.  The trimming rate was calibrated such 
that NW with WNW down to 6 nm can be achieved.  This is followed by anisotropic dry etching 
of the InAs and GaSb layers using chlorine (Cl2) and hydrogen (H2)-based plasma at 250 °C to 
achieve NWs with vertical sidewalls.     
    30 nm-thick SiO2 was then deposited as the hard-mask for the subsequent channel 
open step and followed by CF4 plasma etching.  The channel open step defines the LCH of the 
Wire Formation 
Channel Open  
Nanowire Release
Gate Formation
Ni S/D Contact Formation 
• EBL Patterning of Wire Etch Window
• Cl2 Dry Etch for Wire Formation 
• 30 nm SiO2 Hardmask Deposition
• EBL Channel Open Etch Window
• CF4 Dry Etch for SiO2 HM Open
• ALD 5 nm Al2O3
• Sputter 80 nm TaN
• CF4 Dry Etch for Gate Formation 
• GaSb Nanowire Release:
C6H8O7: H2O2:H2O (1:1:10) 30 s
• InAs Nanowire Release:


















device and serves as a wet etch mask to prevent excess undercut of the AlSb layer during the NW 
release step.  This is crucial as the etchant used for the InAs and GaSb NWs release in the 
subsequent step can also etch AlSb buffer layer rapidly with etch rate of ~ 50 nm/s, causing InAs 
or GaSb NWs to collapse onto the substrate.    
After that, InAs NWs were released using NH4OH:H2O2:H2O (1:1:10) solution to etch 
the GaSb layers, and GaSb NWs were released using C6H8O7:H2O2:H2O (1:1:10) to etch the 
InAs layers.   The C6H8O7:H2O2:H2O solution was calibrated to etch InAs at ~ 1 nm/s with InAs 
over GaSb selectivity of 80:1.  Meanwhile, NH4OH:H2O2:H2O solution was calibrated to etch 
GaSb at ~ 0.2 nm/s with GaSb over InAs selectivity of 10:1.     
Tilt-view scanning electron microscopy (SEM) image of the vertically stacked InAs NWs 
is shown in Fig. 4.5 (b).  The stacked nanowires are well formed.  There is an evident undercut 
underneath the InAs stacked nanowires.  This is because the buffer layers which comprise of 
AlSb, GaSb, GaAs, and Ge can be etched by the NH4OH:H2O2:H2O (1:1:10) solution during the 
GaSb release steps.  Similar undercut profile was also observed for the GaSb stacked nanowires.  
This is followed by the deposition of 5 nm-thick Al2O3 using atomic layer deposition 
(ALD) and 80 nm-thick TaN metal gate using sputter.  Prior to the Al2O3 gate deposition, the 
InAs and GaSb surfaces were treated in sulfur solution to passivate the surface dangling bonds.   
Finally, 80 nm-thick Ni layer was deposited in the S/D regions to form the Ohmic contact.  Fig. 
4.5 (c) shows the cross-sectional transmission electron microscope (TEM) image of a completed 
InAs transistor cutting along the dashed line A-A’.  The InAs NWs are successfully released and 




4.4 Device Characterization 
4.4.1 Electrical Characterization 
Fig. 4.6 shows the drain current versus gate voltage (ID-VG) curves of a GaSb NW pFET 
with LCH of 500 nm.  The ID values are normalized by the device effective width (Weff) which is 
the sum of the total nanowire width (2×n×WNW) and nanowire height (2×n×HNW) where n is the 
number of nanowires.  Good transfer characteristics with on-state/off-state drain current ratio 
(ION/IOFF) of over 103 were observed.  This device exhibit record low substhreshold swing (SS) of 
188 mV/decade for all GaSb pFETs on Si reported to date.  Drain induced barrier lowering 
(DIBL) of 140 mV/V was achieved at drain current (VD) of 0.5 V.  ID-VD curves of the device in 
Fig. 4.7 show good pinch-off and saturation characteristics.  However, it should be noted 
common high-k metal gate stack (HKMG) module involving TaN/Al2O3 which was adopted in 
our experiment was not optimized for GaSb pFET.  It has been reported that the interface of 
Al2O3 and GaSb which are not optimized can suffer from high Dit of more than 2.5×1012 cm-2 [8]. 
This lead to substhreshold-swing (SS) degradation despite having large gate length and small 




Fig. 4.6   ID-VG of the GaSb NW pFET with 500 nm LCH, showing excellent ION/IOFF ratio more 
than 3 orders of magnitude, SS of 188 mV/decade, and DIBL of 140 mV/V. 
 
Fig. 4.7   ID-VD of the same device in Fig. 4.7 showing good pinch-off and saturation 
characteristics. 
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Fig. 4.8   ID-VG of the InAs NW nFET with LCH of 20 nm. Excellent transfer characteristics were 
achieved with ION/IOFF ratio of ~4 orders, SS of 126 mV/decade, and DIBL of 285 mV/V. 
 
Fig. 4.9   ID-VD of the same device in Fig. 4.9 showing good pinch-off and saturation 
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The gate overdrive (VG-VT) where VT is the threshold voltage obtained by linear extrapolation at 
VD of 0.05 V was varied from 0 to -0.6 V with steps of -0.1 V.  Better SS and DIBL could be 
achieved by reducing the effective oxide thickness (EOT) and by further optimization to reduce 
the nanowire surface damage.   
ID-VG curves of the InAs NW n-FET with a LCH of 20 nm are shown in Fig 4.8.  Good 
transfer characteristics were observed with SS of 126 mV/decade, DIBL of 285 mV/V, and 
ION/IOFF ratio of over 104.  The ID-VD characteristics in Fig. 4.9 show good pinch-off and 
saturation characteristics.  VG-VT was varied from 0 to 0.7 V with steps of 0.1 V.  High ION of 175 
µA/µm was achieved at VD and VG-VT of 0.5 V.  The drive current performance could be further 
enhanced by adopting self-aligned S/D metal contact schemes and scaling down the EOT [45]-
[50].  The noise in the InAs nFETs could arise from the non-uniformity in the nanowires width 
due to the surface roughness generated by plasma etching processes.  This lead to threshold 
voltage variability among the different nanowires, and thus causing the noise in the drain current 
of InAs nFET.     




Fig. 4.10  Bandgap of InAs as a function of channel thickness.  The Dit profile was obtained from 
[146].  The charge neutrality level (CNL) is assumed to be independent of channel thickness in our 
simulation.  As WNW decreases, the bandgap of InAs widens.  This changes the relative position of InAs 
conduction band edge with the CNL, and therefore affects the electrical characteristics of InAs nFETs.  
4.4.2 Effect of InAs WNW on the Electrical Characteristics of InAs nFETs 
To investigate the effect of WNW on the electrical characteristics of InAs nFETs, a model 
is proposed in Fig. 4.10 (a).  The position of CNL is determined by the weights of conduction-
band (acceptor-like states) and valence-band derived states (donor-like states) [147].  If the Fermi 
level lies below CNL, ionized empty donor-like states build up a large positive interface charge.  
On the other hand, if the Fermi level is above the CNL, occupied acceptor states lead to negative 
interface charges.  Energy considerations thus make it favorable for the Fermi level to be located 
at the CNL.  InAs nFETs with Al2O3 gate stack have been shown to suffer from high density of 
interface states (Dit), leading to strong Fermi level pinning at ~0.15 eV above the InAs 
conduction band edge [146].  Reducing WNW increases the band-gap of InAs, especially when 
WNW is less than 10 nm.  This changes the relative position between the conduction band edge of 
InAs and the CNL, thus affecting the electrical characteristics of InAs nFETs.  In Fig. 4.10, InAs 
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bandstructures are simulated using the sp3d5s* tight-binding (TB) model with the consideration 
of the effect of spin-orbit coupling.  The thickness of InAs is varied from 6 nm to 20 nm.  The 
sp3d5s* tight-binding parameters for InAs was obtained from [142].  Surface dangling bond 
were passivated with hydrogen to remove the gap states in the TB.        
 The proposed mechanism is further investigated using a 2D device simulation structure 
illustrated in Fig. 4.11 where the modified bandgap, electron affinity, and intrinsic charge 
concentration obtained from tight-binding calculation are used as the material properties of InAs 
channel for transport simulation.  Donor doping concentration of 1×1018 cm-2 is specified for 
InAs.  For the gate stack, 5 nm Al2O3 and metal gate with work function of 4.9 eV are defined in 
our simulation.  Contact resistivity value of 1×10-7 Ω·cm2 was defined at in the S/D contact 
region.  In addition, Dit profile obtained from [146] is specified at the InAs/Al2O3 interface.   
 
 
Fig. 4.11  Device structure and key parameters defined for the simulation.  The InAs parameters 
were obtained from sp3d5s* tight-binding (TB) model with the consideration of the effect of spin-orbit 



























εr m* NC 
(× 1018 cm-3)
6 0.586 4.70 15.15 0.0497 2.34
12 0.480 4.79 15.15 0.0450 2.02
20 0.447 4.82 15.15 0.0437 1.93
Bulk InAs 0.360 4.90 15.15 0.0430 1.88Contact Resistivity:
1 × 10-7 Ω•cm2
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Fig. 4.12  Simulated and experimental (a) linear ID-VG plot and (b) logarithmic ID-VG plot for InAs 
NW nFETs with LCH of 20 nm and VD of 0.5 V for WNW of 6 nm, 12 nm, and 20 nm.  Smaller SS and 
positive shift of VT were observed with decreasing WNW.  Using band structure parameters and interface 
trap distribution shown in Fig. 4.13, the simulated ID-VG curves of InAs nFETs show an excellent 
agreement with the experimental results. 
 Fig. 4.12 compares the experimental and simulated ID-VG curves for InAs NW nFETs 
with a fixed LCH of 20 nm but different WNW of 20 nm, 12 nm, and 6 nm.  VD is fixed at 0.5 V.  
Using the simulation parameters defined in Fig. 4.11, the simulated ID-VG curves show good 
agreement with the experimental results.  The discrepancy in the on-state current level between 
simulation and experimental result for device with WNW of 20 nm could be due to the variation in 
the specific contact resistivity from device to device.  Plots of SS and VT as a function of WNW for 
InAs nFETs with LCH of 20 nm are shown in Fig. 4.13 (a) and Fig. 4.13 (b), respectively.  Both 
the experimental SS and VT values were extracted at VD of 0.5 V.   
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Fig. 4.13  Plot of (a) SS-WNW and (b) VT-WNW for InAs NW nFETs with LCH of 20 nm and VD of 0.5 
V.  Obvious decrease in SS and positive shift in VT were observed with reducing WNW.  In both figures, 
the open symbols are experimental data for InAs devices with WNW of 6 nm, 12 nm and 20 nm.  
Meanwhile, the color lines are simulation results for devices with BTBT and trap modeling (red lines), 
BTBT only (green lines), and reference devices without consideration of BTBT and interface traps (blue 
lines).  By considering interface traps in our simulation, excellent agreement between the simulated and 
experimental results can be obtained.      
 Significant reduction of SS and obvious positive shift of VT were observed with decrease 
in WNW.  The blue lines in Fig. 4.13 are simulation results without considering the effect of 
BTBT and interface traps.  It can be clearly seen that without the consideration of BTBT and 
interface traps, the simulation results severely underestimate the SS degradation and VT shifts in 
our InAs devices.  Furthermore, it is also obvious that BTBT mechanism (green line in Fig. 4.13) 
alone was unable to account for the huge change of the SS and VT.  On the other hand, by 
including the proposed trap model along with BTBT mechanism, our simulation results (red line 
in Fig. 4.13) were able to fit the experiment data well.  Our results suggest that interface traps 
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Fig. 4.14  The change of surface potential relative to the gate voltage (∆Φs/∆VG) at different quasi 
Fermi level (EQFL) within InAs bandgap for WNW of 6 nm, 12 nm, and 20 nm.  As WNW decreases, InAs 
conduction band-edge shift closer to CNL, resulting in lower density of donor-like traps near the 
conduction band.  This enhanced the ∆Φs/∆VG for EQFL near the InAs conduction band due to easier 
detrapping of the traps.   
Fig. 4.14 shows the change of surface potential relative to the gate voltage (∆Φs/∆VG) at 
different quasi Fermi level (EQFL) within InAs bandgap for WNW of 6 nm, 12 nm, and 20 nm.  
The energy reference level was taken at the valence band of InAs (EV = 0 eV).  As WNW 
decreases, InAs conduction band-edge shift closer to CNL, resulting in lower density of donor-
like traps near the conduction band.  This enhances the ∆Φs/∆VG for EQFL near the InAs 
conduction band due to easier detrapping of the donor-like traps.  As the results, the SS of the 
InAs nFET improves.   
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 However, as WNW decreases, the acceptor traps density above the conduction band of 
InAs also increases at the same time.  The presence of high density acceptor traps have been 
reported to degrade the device mobility [148],[149].  The acceptor-like traps are neutral when 
empty and negatively charged when ionized.  Filling acceptor-type traps results in net negative 
charges buildup at the interface, which causes Coulomb scattering and degrades nFETs mobility.  
All these observations are consistent with our experimental results.  
4.4.3  Benchmarking 
 
Fig. 4.15  Benchmark plot comparing ION/IOFF ratio of InAs nFET in this work with other InAs 
nFETs reported in literature. High ION/IOFF of 4 orders was achieved for InAs nFET realized in this work 
at VD of 0.5 V and LCH of 20 nm. This is the best value for III-V CMOS on Si substrate.    
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Fig. 4.16  Benchmark plot comparing SS of InAs nFET in this work with other InAs nFETs 
reported in literature. Low SS of 185 mV/decade was achieved for InAs nFET realized in this work at VD 
of 0.5 V and LCH of 20 nm.    
  
 
Fig. 4.17  Benchmark plot comparing ION/IOFF ratio in this work with other GaSb pFETs reported in 
literature. High ION/IOFF of 3.5 orders was achieved for GaSb pFET realized in this work at VD of 0.5 V.  
This is the best value for III-V CMOS on Si substrate.    
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Fig. 4.18  Benchmark plot comparing SS of GaSb pFET in this work with other GaSb pFETs 
reported in literature. The GaSb FETs realized in this work achieved the low SS of 188 mV/decade.  This 
is the best value for GaSb pFETs on Si.    
Fig. 4.15 to Fig. 4.18 benchmark SS and ION/IOFF ratio of InAs nFET and GaSb pFET in 
this work with other reported values in literature.  The filled symbols are CMOS devices realized 
on Si, similar with our work.  Meanwhile, the open symbols are individual devices realized either 
on Si or III-V substrates.  For InAs nFETs, the devices realized in this work achieved low SS of 
126 mV/decade and highest ION/IOFF of 104 for III-V CMOS on Si substrate.  For GaSb pFETs, 
the ION/IOFF (more than 103) and SS (188 mV/decade) compete well with the best reported on III-



































    In this Chapter, the first demonstration of vertically stacked III-V nanowire (NW) 
CMOS was presented.  The InAs nFETs and GaSb pFETs were integrated on a common Si 
platform using a cost-effective extremely-thin (sub-150 nm) buffer layer technology for the first 
time.  Decent transfer characteristics with SS of 126 mV/decade and DIBL of 285 mV/V were 
achieved for the InAs nFET with LCH of 20 nm.  For the vertically stacked GaSb NW pFET with 
a LCH of 500 nm, lowest reported SS of 188 mV/decade and highest ION/IOFF ratio of more than 
103 were achieved for GaSb pFETs on the Si substrate.  Furthermore, the effect of InAs nanowire 
thickness on the electrical characteristics of InAs nanowire FETs was also investigated by 
simulation and experiment.  The results from this Chapter could pave the way for realization of 
cost-effective III-V CMOS on a common Si substrate for future high-performance and low-








Chapter 5  
Short Channel Nanowire with Tapered S/D Structure 
and Quantum Dots with Self-Aligned S/D Structure 
5.1 Introduction 
As the scaling of complementary-metal-oxide-semiconductor (CMOS) rapidly 
approaches the end-of-roadmap, the search for ultimate device architectures and new device 
technologies beyond CMOS has increased in the past decade [150]-[154].  III-V nanowire field-
effect transistor (NWFETs) with a thin nanowire channel is considered as one of the promising 
candidates for sustaining the scaling of CMOS to the end-of-roadmap since their non-planar 
geometry provide superior gate electrostatic control as compared to the conventional planar 
structures [155]-[163].  In Chapter 4, we have demonstrated that a device architecture 
comprising stacked NWs exhibits good control of short channel effects (SCEs).  However, the 
nanowire architecture suffers from high series resistance in the nanowire source/drain (S/D) 
extension region (LEXT), which would compromise drive current (ID) performance.     
Single electron transistors (SETs) have also been considered as another possible 
candidate for future low power and high density integrated circuits because of their potential for 
ultra-low power operation involving only a few electrons [164]-[166].  However, in order for 
SETs to be useful in practical applications, it must be operated at room temperature.  Recently, 
several experimental demonstrations of SETs that can operate at room temperature have been 
reported [167]-Error! Reference source not found..  This includes the work done by K. 
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Matsumoto et al. Error! Reference source not found. where their SETs have typical quantum 
dot island size of 30-50 nm by 30-50 nm.  However, the SETs were fabricated using scanning 
tunneling microscope (STM) which are not suitable for large scale production.            
In this Chapter, we present two novel device architectures as potential candidates for end-
of-roadmap and beyond CMOS scaling. These devices were realized by exploiting the 
anisotropic wet etch profile of III-V materials.  In Section 5.2, an in-depth analysis on 
anisotropic wet etch profile of III-V material was performed.  A physical model for wet etching 
was proposed and verified through extensive experimental results.  In Section 5.3, we exploit the 
anisotropic wet etch profile of III-V materials to realize a novel NW with tapered S/D structure.  
NWFETs with channel length (LCH) down to 14 nm were.  Finally, in Section 5.4, a novel 
quantum dot with self-aligned S/D structure was realized.  Using a self-limiting anisotropic wet 
etch process, regular shaped-quantum dots with size down to 30-40 nm by 40-60 nm were 
achieved.           
5.2 Modeling of Indium Arsenide (InAs) Anisotropic Wet Etch  
5.2.1 Wet Etching Mechanism of InAs  
Wet etching is a process that removes material from a substrate surface by chemical 
solution(s).  The mechanism of wet etching of III-V compound semiconductor normally requires 
three important agents, which are oxidizing agent, acid (or alkali), and water.  The oxidizing 
agent oxidizes the atoms (oxidation) on the semiconductor surface, followed by the dissolution 
of the oxidized atoms (reduction) in acid (or alkali) [170].  In our wet etch experiment, we 
focused primarily on InAs substrate, but it is applicable to a wide variety of III-V 
semiconductors as well.   Considering oxidation reaction (M = In or As) 
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Fig. 5.1  Schematic showing wet etch process of InAs by H3PO4:H2O2:H2O (1:1:20).  Key 
processes that occur during wet etch are diffusion of reactants through boundary layer, adsorption of 
reactants on surface, surface reaction, and diffusion of by-products formed during reaction.   
 
           elMsM 3)()( 3 , (oxidation reaction)       (5.1) 
and reduction reaction 
      )(24)( 22 lOegO
  , (reduction reaction)       (5.2) 
the result of oxidation/reduction is 
                                                 )(2)(6)(4 32
23 sOMlOlM   .                   (5.3) 
Some possible chemical reactions of the reactants involved in the etching process are 
                                                 )()(2)(2 2222 gOlOHlOH  ,        (5.4) 
                                       )(3)()(3)( 3
3
4243 lOHlPOlOHlPOH
  .       (5.5) 
During the surface reaction 
Diffusion Diffusion 
















3   AsorInMlOHlOlOHlPOlM
)(11)(6)(2 23
3
4 lOHlOHlPO  
)()(2(*) 324 sOMsMPO 
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                               )(12)(2)(4)(2)(2 2243222 lOHgOlPOHlOHsM                       




43 lOHlOlOHlPOlM   .                      (5.6) 
Meanwhile, the chemical reaction for the etched products can be expressed as:  
                               )(12)(2)(4)(2)(2 2243222 lOHgOlPOHlOHsM   




43 lOHlOlOHlPOlM    
                         )(11)(6)(2)()(2 23
3
4324 lOHlOHlPOsOMsMPO   .                 (5.7) 
After that, water helps to transport the soluble etched product away from the semiconductor 
surface.  The sequence of wet etch process are summarized in Fig. 5.1.   
5.2.2 Experimental Details of InAs Wet Etching 
InAs substrates with surface orientation of (001), (110), (111)A, and (111)B were used 
for the wet etch experiments.  The substrates have n-type doping concentration (ND) of 1 × 1017 
cm-3.  The process flow for anisotropic wet etch of InAs is shown in Fig. 5.2.  First, photoresist is 
spin-coated at 3000 rotation per minute on the InAs substrate as shown in Fig. 5.2 (a).  Next, the 
InAs sample is secured on a sample holder.  This is followed by patterning of rectangular-shaped 
etch mask windows with different in-plane orientation (θ) on the InAs substrates by rotating the 
sample holder as illustrated in Fig. 5.2 (b).  In Fig. 5.2 (c), the photoresist is developed and 
subsequently hard baked for 10 minutes at 110 °C.  H3PO4:H2O2:H2O solution (1:5:20 by 
volume) was then used to etch the patterned substrates at room temperature.  Finally, the 





Fig. 5.2  Schematic showing the process flow for anisotropic wet etch of InAs.  The key steps 
include (a) photoresist deposition, (b) photoresist exposure, (c) photoresist development followed by wet 
etch process, and (d) photoresist removal.    
In InAs, a free (111)A surface has one In atom attached firmly to three As atoms 
underneath it so that the valency of 3 is completely satisfied.  The (111)B plane contains As 
atoms that have two extra unbounded electron per atom owing to its valency of 5 [172]-[174].  
Since oxidation involves loss of electrons, the As atoms present on a (111)B surface react much 
more readily with the oxidizer than In atoms on a (111)A surface.  Once As atoms at the (111)B 
surface is removed by oxidation, the underlying In atoms are dislodged easily by the oxidation 
process.  Consequently, the (111)B etch rate is found to be the highest in InAs for reaction-rate 
limited etching process.  Meanwhile, the ideal (001) surface also has either group-III or group-V 
terminated surface. However, the polar (001) surfaces often undergone surface reconstruction for 
sample prepared by different condition, each with different surface coverage of group-V (or 
group-III) atom [169]].  This suggest that the reactivity of (001) surface could be ranging from 
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Fig. 5.3  Box-plot showing etch depth of InAs having (001), (110), (111)A and (111)B surface 
orientations after etching in H3PO4:H2O2:H2O (1:5:20 by volume) solution for 2 minutes.  The 
(001):(110):(111)A:(111)B etch rate ratio is found to be 4:4.2:1:5.5. 
 
each of the constituent atoms.  Hence, this suggest that the reactivity lies in between (111)A and 
(111)B.  In our experiment, the etch rate of both (001) and (110) surface are comparable and lies 
in between (111)A and (111)B.  Fig. 5.3 shows the etch depth as a function of InAs crystal 
orientation.  The etch rate ratio of (001):(110):(111)A:(111)B in our experiment is found to be 
4:4.2:1:5.5.   
 
5.2.3 Theoretical Prediction of 3D Etch Profile of InAs 
Due to preferential etching of certain crystallographic planes in III-V materials, the 
resultant wet etch profile of III-V material will be faceted and bound by the crystallographic 
planes with low etch rates, as predicted by Wulff theory [175].  In this Section, we present a 
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physical model based on geometrical constructions to predict the 3-dimensional (3D) etch 
profiles of InAs on different substrate orientations using (001), (110), (111)A and (111)B as 
limiting facets as shown in Fig. 5.4.   
To construct the 3D etch profile of InAs, we first consider the 3D shape bounded by each 
(001), (110), (111)A and (111)B crystallographic planes on various substrate orientations, 
respectively.  The 3D shape bounded by (001) crystallographic planes resembles a cuboid. (110) 
crystallographic planes resemble a rhombic dodecahedron. (111)A crystallographic planes 
resemble a tetrahedron. (111)B crystallographic planes resemble an inverted tetrahedron. These 
polyhedrons are illustrated in Fig. 5.4 (a).  The relative size of these polyhedrons are proportional 
to their etch rate and etch time (t).     
The theoretical prediction of the 3D etch profile for InAs is the smallest 3D shape 
bounded by all the polyhedrons as shown in Fig. 5.4 (b).  Evolutions of the theoretically 
predicted InAs 3D etch profile with t on different substrate orientations are shown in Fig. 5.4 (c).  
In the order from left to right, the InAs 3D etch profiles represent the initial, intermediate, and 
final stage of wet etch process.  In our model, the InAs 3D etch profile at the initial stage is not 
stable and constantly evolving.  During intermediate stage of etching, the InAs 3D etch profile is 








 ,     (5.8) 
where W is the width of etch mask opening, (ijk) is the  crystallographic plane with lowest etch 
rate, α(ijk) is the facet angle between the (ijk) crystallographic plane and the substrate surface, 
(hkl) is the substrate’s orientation, and r(hkl) is the etch rate of the (hkl) substrate.  During 











  ,   (5.9) 
could be present along with the crystallographic plane with the lowest etch rate.  In equation 
(5.9), r(ijk) is the etch rate of the crystallographic plane with the lowest etch rate and α(lmn) is the 
facet angle between the (lmn) oriented crystallographic plane and the substrate surface.  At the 








 ,      (5.10) 
only the crystallographic plane with the slowest etch rate remains.              
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Fig. 5.4  Schematics of (a) 3D shape bounded by (001), (110), (111)A, and (111)B 
crystallographic planes on (001), (110), (111)A, and (111)B substrates, respectively.  (b) The theoretical 
prediction of 3D etch profile for InAs is the smallest 3D shape enclosed by the (001), (110), (111)A, and 
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Fig. 5.5  (a) Schematic showing theoretical 3D etch profile on the (001) InAs substrate.  (b) Polar 
plot of the lateral undercut facet angle as a function of etch mask orientation θ.   Open symbols represent 
experimentally measured facet angles.  Green and red lines represent the modeled facet angles bounded 
by (110) and (111)A crystallographic planes, respectively.   (c) Schematics of the modeled cross sectional 
etch profiles (left column) and scanning electron microscopy (SEM) images of the experimental etch 
profiles (right column) at θ of 55 °, 70 °, 95 °, 120 °, and 140 ° showing excellent agreement. 
5.2.4 3D Etch Profile on (001) InAs Substrate 
The 3D etch profile on (001) InAs substrate is bounded by (001), (110) and (111)A 
crystallographic planes, as shown in Fig. 5.5 (a).  In Fig. 5.45 (b), a polar plot for the modeled 
and experimental measured facet angles as a function of θ is shown.  The experimental lateral 
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Fig. 5.6  (a) Schematic showing theoretical 3D etch profile on the (110) InAs substrate.  (b) Polar 
plot of the lateral undercut facet angle as a function of θ.  Open symbols represent experimentally 
measured facet angles.  Yellow, green, red, and blue lines represent the modeled facet angles bounded by 
(001), (110), (111)A, and (111)B crystallographic planes, respectively.  (c) Schematics of the modeled 
cross sectional etch profiles (left column) and SEM images of the experimental etch profiles (right 
column) at θ of 65 °, 75 °, 96 °, 109 °, and 133 ° showing good agreement. 
 
found that these facets type and their respective facet angles correspond to the modeled (110) 
and (111)A crystallographic planes.  In Fig. 5.5 (c), we show that our modeled lateral undercut  
profiles at θ of 55 °, 70 °, 95 °, 120 °, and 140 ° agree well with the experimental results.  The 
modeled cross sections of the etch profile were obtained by intersecting planes which are 
orthogonal to their respective θ with the theoretical 3D etch profile.    
























Fig. 5.7  (a) Schematic showing theoretical 3D etch profile on the (111)A InAs substrate.  (b) 
Polar plot of the lateral undercut facet angle as a function of θ.   Open symbols represent experimentally 
measured facet angles.  Green and red lines represent the modeled facet angles bounded by (110) and 
(111)A crystallographic planes, respectively.  (c) Schematics of the modeled cross sectional etch profiles 
(left column) and SEM images of the experimental etch profiles (right column) at θ of 32 °, 37 °, 47 °, 94 
°, and 105 ° showing good agreement. 
5.2.5  3D Etch Profile on (110) InAs Substrate 
The 3D etch profile on (110) InAs substrate is bounded by (001), (110), (111)A and 
(111)B crystallographic planes as shown in Fig. 5.6 (a).  The experimental lateral undercut  
 
profiles were predominantly OF and VF.  We found that these facets type and their respective 












































Fig. 5.8  (a) Schematic showing theoretical 3D etch profile on the (111)B InAs substrate.  (b) 
Polar plot of the lateral undercut facet angle as a function of θ.   Open symbols represent experimentally 
measured facet angles.  Yellow and red lines represent the modeled facet angles bounded by (001) and 
(111)A crystallographic planes, respectively.  (c) Schematics of the modeled cross-sectional etch profiles 
(left column) and SEM images of the experimental etch profiles (right column) at θ of 110 °, 122 °, 134 °, 
146 °, and 156 ° showing good agreement. 
 
as shown in Fig. 5.6 (b).  In Fig. 5.6 (c), we show that our modeled lateral undercut profiles at θ 
of 65 °, 75 °, 96 °, 109 °, and 133 ° agree well with the experimental results.    
5.2.6 3D Etch Profile on (111)A InAs Substrate 
The 3D etch profile on (111)A InAs substrate is bounded by (110) and (111)A 










































predominantly inward facing facets (IF) and VF.  We found that these facets type and their 
respective facet angles correspond to the modeled (110) and (111)A crystallographic planes, as 
shown in Fig. 5.7 (b).  In Fig. 5.7 (c), we show that our modeled lateral undercut profiles at θ of 
32 °, 37 °, 47 °, 94 °, and 105 ° agree well with the experimental results.    
. 3D Etch Profile on (111)B InAs Substrate 
The 3D etching shape on (111)B InAs substrate is bounded by (001) and (111)A 
crystallographic planes, as shown in Fig. 5.8 (a).  Only OF lateral undercut profile was present.  
The experimentally measured facet angles correspond to the modeled (001) and (111)A 
crystallographic planes, as shown in Fig. 5.8 (b).  In Fig. 5.8 (c), we show that our modeled 
lateral undercut profile at θ of 110 °, 122 °, 134 °, 146 °, and 156 ° agree well with the 
experimental results.    
In the case of (001), (111)A and (111)B, etching of InAs in H3PO4:H2O2:H2O (1:5:20 by 
volume) yield a rather smooth sidewall profile, as shown in Fig. 5.5, Fig. 5.7 and Fig. 5.8.  This 
is a characteristics of an anisotropic wet etch profile, as the line-edge roughness of the etch mask 
could be “smoothen out” due to the preferential etching on certain planes.  On the other hand, the 
etch profile on (110) sidewall surface is rather coarse.  This could be due to the pattern transfer 
from the line-edge roughness of the masking layer due to the isotropic nature of the InAs (110) 
etch in H3PO4:H2O2:H2O (1:5:20 by volume). 
In summary, our wet etch study provides a qualitative description for the anisotropic wet 
etch profile for various experimental lateral undercut profiles with different θ on (001), (110), 
(111)A, and (111)B substrate.  It should be noted however that some of the wet etch profiles, 
particularly on InAs(110) are rather isotropic in nature.  This suggest that the etching of 
InAs(110) using H3PO4:H2O2:H2O (1:5:20 by volume) are in diffusion limited regime. Further 
calibration of the etching conditions need to be carried out in order to verify the geometrical 
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modeling.  The crucial findings in this Section is that the etch profile found on (001) InAs 
surface along [110] and ]011[
 orientation can be exploited for the realization of novel device 
structures, which will be demonstrated in the following Sections. 
5.3 InGaAs Nanowire nFET with Tapered S/D Structure 
5.3.1 Design Concept 
The 3D schematic of a novel short-channel junctionless NW nFET is shown in Fig. 5.9 (a).  The 
key features of the device lie in its unique geometry, namely the closely-spaced OF etch profiles (V-
Groove) along ]011[

 orientation and IF etch profiles (Dove-Tail) along [110] orientation on the (001) 
In0.53Ga0.47As substrate.  The V-Groove etch profile enables the realization of NWFETs with ultra-short  
 
 
Fig. 5.9  (a) Schematic of a novel short channel In0.53Ga0.47As junctionless nanowire FET structure 
featuring (b) a scalable channel length with raised S/D structure and (c) a sub-20 nm triangular nanowire 
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Fig. 5.10  Process flow for fabricating short channel JL-NWFETs with tapered S/D.  The 
schematics illustrate the formation of NWs with triangular cross-section using the Dove-Tail profile 
followed by the formation of tapered S/D nanowire using the V-Groove profile. 
LCH down to sub 20 nm and a tapered S/D structure for achieving low resistance in the NW S/D 
extension region (REXT), as shown in Fig. 5.9 (b).  In Fig. 5.9 (c), the Dove-Tail etch profile 
forms NWs with triangular cross-section and exposes the  In0.53Ga0.47As [111]A NW sidewall 
surface which has low density of interface traps (Dit)  [108]-[109] for good semiconductor-
dielectric interface.  Furthermore, a very small NW width (WNW) down to sub-20 nm can be 
realized by optimizing the process for V-Groove and Dove-Tail formations to control SCEs.  In 
addition, the NW formation process is implant-free and damage-free by dry etch for high carrier 
mobility.  
5.3.2 Fabrication of Short-Channel In0.53Ga0.47As Junctionless Nanowire nFETs (JL-
NWFETs) with Tapered S/D Structure 
Wire Formation
Channel Etch  
• ALD 14 nm Al2O3 deposition
• ALD 50 nm TiN metal deposition
• Sputter 50 nm TaN metal deposition
• ICP Gate Etch (CF4)
80 nm Ni S/D Contact Formation
Gate Stack 
• EBL patterning  of channel etch window
(LEBL: 50 nm - 80 nm in steps of 10 nm)
• 10 s etch in H3PO4:H2O2:H2O (1:5:10)
• EBL patterning  of wire etch window
(WEBL: 800 nm -1.2 μm in steps of 10 nm)
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Fig. 5.10 shows the process flow for fabricating In0.53Ga0.47As JL-NWFETs structure with 
tapered S/D structure.  The starting substrate comprises of a 250 nm thick heavily-doped n++ 
(doping level ND of 5×1019 cm-3 ) In0.53Ga0.47As with a 30 nm thick InAlAs barrier layer on  
the bulk InP (001) substrate.  The substrate was purchased from IntelliEPI and the epi-layers are 
grown by molecular beam epitaxy (MBE) method.   First, etch windows with size of 1 μm × 1 
μm and orientation along the [110] direction were defined by electron beam lithography (EBL).  
Spacing between these etch windows (WEBL) range from 0.8 to 1.2 μm. 
Anisotropic wet etch of n++ In0.53Ga0.47As using H3PO4:H2O2:H2O (1:5:20 by volume) 
solution was then performed for 30 s at room temperature.  Anisotropic wet etch of n++ 
In0.53Ga0.47As through the etch window resulted in the Dove-Tail profile as illustrated in Fig. 5.11 
(a) and formed [110]-oriented wires with triangular cross-section and (111)A Ga-terminated 
surface, as shown in Fig. 5.11 (b).  Rectangular-shaped etch windows with the opening size 
(LEBL) ranging from 50 to 80 nm were then aligned to the wires along the ]011[

 direction.  This 




Fig. 5.11 (a) Tilted SEM view of Dove-Tail etch profile along [011] edge. (b) Tilted SEM view of 
[011] oriented triangular wires formed by anisotropic wet etch, (c) Tilted SEM view of V-Groove etch 
profile along ]011[

 edge. (d) Top SEM view of tapered S/D NWs. (e) Zoomed in SEM view on the NW 
channel, and (f) tilted SEM view of the tapered S/D nanowire, showing that a short-channel NWs with 
small ANW was achieved at the intersection between V-Groove and Dove-Tail etch profiles. 
room temperature, resulting in the formation of the V-Groove profile as shown in Fig. 5.11 (c). 
This defines the LCH and tapered S/D structure of the NW as illustrated in Fig. 5.11 (d).  In Fig. 
5.11 (e)-(f), short-channel JL-NWFETs with small NW cross-sectional area (ANW) were achieved 
at the intersection between V-Groove and Dove-Tail.  The LCH and the WNW can be engineered by 
carefully optimizing the WEBL, LEBL, and t. 
After the NW formation, the gate stack was formed by depositing 14 nm-thick Al2O3 
using atomic layer deposition (ALD).  This was followed by the deposition of 50 nm-thick ALD 
TiN layer with conformal coverage over the NW channel.  50 nm-thick TaN metal gate was then 
sputter-deposited.  Finally, Ohmic contact was formed by depositing 80 nm-thick Ni in the S/D 
region to complete the device fabrication.  The layout used for the fabrication of NWFETs with 





































Fig. 5.12 (a) Top-view SEM image of the nanowire after the gate stack formation.  FIB cut was 
performed along A-A` (b) Cross-sectional HAADF-STEM image along A-A’ showing the channel of the 
JL-NWFETs.  
5.3.3 Physical and Electrical Characterization of JL-NWFETs 
 The top-view SEM image of a completed transistor is shown in Fig. 5.12 (a).  The cross-
sectional high-angle annular dark field scanning transmission electron microscope (HAADF-
TEM) image taken along A-A` in Fig. 5.12 (b) shows the channel region of a In0.53Ga0.47As JL-
NWFET device with the TaN/TiN/Al2O3 gate stack and raised S/D structure.  Zoom-in TEM 
view (bright field) of the nanowire region in Fig. 5.13 shows that the {111}A, {113}A and {100} 
facets are present.  LCH of 20 nm and nanowire height (HNW) of 15 nm was achieved for device A 
[Fig. 5.12 (a)] and LCH of 14 nm and HNW of 15 nm was achieved for device B [Fig. 5.12 (b)].  




















Fig. 5.13  Cross-sectional TEM image (bright-field) of (a) device A showing LCH of 20 nm and HNW 
of 15 nm and (b) device B with LCH of 14 nm and HNW of 15 nm.  The zone-axis of the TEM image is 
[110].  The TEM was performed at Data Storage Institute (DSI) through a service contract. The ZA of the 
HRTEM image is ]110[

. 
Fig. 5.14 to Fig. 5.16 show the well-behaved ID versus gate voltage (VG), 
transconductance (GM) versus VG, and ID versus drain voltage (VD) characteristics of the devices 
shown in Fig. 5.12 (device A and device B).  The ID and GM were normalized to the perimeter 
(WG) = 2 × [tan(35.3) + sec(35.3)] × HNW × (wire number).  The JL-NWFET device with 
20 nm LCH and 15 nm HNW shows good SS of 150 mV/decade, indicating excellent gate 
electrostatic control by the gate-all-around (GAA) structure despite a very large effective oxide 
thickness (EOT) of ~6 nm.  Further suppression of SCEs can be achieved by scaling down the 
EOT and ND reduction.  The NW device operates in the depletion-mode with threshold voltage 
(VT) of -0.5 V, extracted by linear extrapolation at VD of 0.05 V.  At VD of 0.5 V, the device with 
14 nm LCH  
20 nm
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Fig. 5.14  ID-VG of the JL-NWFETs (device A and device B) normalized to perimeter.  NWFET 
with LCH of 20 nm (device B) achieved small SS of 195 mV/decade at VD of 0.5 V and DIBL of 260 
mV/decade despite having large EOT of 6 nm and ND of 5×1019 cm-3.      
 
Fig. 5.15  Extrinsic Transconductance GM-VG of the JL-NWFETs (device A and device B).  The JL-
NWFET with 14 nm LCH achieves GM,peak of 1000 μS/µm at VD of 0.5 V.  
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Fig. 5.16  Output characteristics of the JL-NWFETs (device A and device B).  Drive current of 14 
nm LCH device is ~200 µA/µm at the gate overdrive of 0.5 V and VD of 0.5 V.  
 
Fig. 5.17  Schematic showing the resistance components of a typical NWFET.  They include metak 
resistance (RM), contact resistance (RC), source resistance (RS), drain resistance (RD), REXT, and channel 
resistance (RCH).  REXT contribute to a significant part of the total resistance (RT) due to its small ANW.   
delivered peak extrinsic transconductance (GM,peak) of 1000 μS/µm as shown in Fig. 5.15.  Drive 
current of 200 μA/μm was achieved at gate over drive of 0.5 V and VD of 0.5 V, as shown in the 
output characteristics of the same device in Fig. 5.16.  
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 Various resistance components of the JL-NWFET are shown in Fig. 5.17.  The total 
resistance (RT) comprises of channel resistance (RCH), REXT, source resistance (RS), drain 
resistance (RD), contact resistance between semiconductor and metal contact (RC), and metal 
resistance (RM).  In NWFET, a significant component of RT is REXT due to the small ANW.   
 Due to the tapered S/D structure in our novel device architecture, REXT can be drastically 
reduced as compared to NWFETs without raised S/D structure.  The plot of RT in the linear 
regime (VD = 0.05 V) as a function of VG for the 14 nm LCH NWFET is shown in Fig. 5.18.  The 
curve was fitted using the equation shown in the inset of the Fig. 5.18.  The fitted curve was 
extrapolated to a large VG of 5 V to obtain the value of RSD which is ~360 Ωμm.  This is among 
the smallest RSD values reported for InGaAs non-planar structures [150],[161]-[163].  REXT can 
be further reduced by employing self-aligned metal S/D technology [46]-[50].  Our results show 
that NWFET with tapered S/D structure is a  
 
Fig. 5.18  RT-VG for the 14 nm LCH JL-NWFET.  RSD of 360 Ωμm is obtained from the extrapolated 
plot at 5 V.  This is among the smallest RSD value reported for InGaAs non-planar structures.  In the inset, 
ID,lin is the drive current in the linear regime, μeff is the effective carrier mobility, and Cox is the gate oxide 
capacitance.   
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promising device design for sustaining the scaling of CMOS to the end-of-roadmap in future low 
power and high performance logic application. 
5.4 Toward Large-Scale Production of Room Temperature Operable SET: 
Quantum Dots with Self-Aligned S/D Structure   
SET is one of the promising device candidates that can possibly complement the 
functionalities of current CMOS devices for beyond CMOS applications.  The basic structure of 
SET consists of three-terminals: source, drain, and gate.  A schematic of SET (Fig. 5.19) is 
analogous to that of conventional MOSFETs.  However, SET has tiny conductive island coupled 
to gate electrode with gate capacitance (CG).  Source and drain electrodes are connected to the 
island through a tunnel barrier.  The tunnel barrier controls the motion of every single electron. It 
consists of two conductors separated by the thin insulator layer, and is modeled as source 
tunneling resistance (RTS), drain tunneling resistance (RTD), source junction capacitance (CJS), 
and drain junction capacitance (CJD).  The gate bias attracts electron to the island through either 
source or drain tunnel barrier, and the number of electrons on the island only has fixed integer 
due to “Coulomb blockade” phenomenon.  Therefore, the gate bias can control the flow of single 
electron when a small bias is applied between the source and drain [183],[184]. 
5.4.1 Design Concept 
In this Section, a novel approach to fabricate quantum dots with self-aligned S/D 
structure is presented, as shown in Fig 5.20.  This architecture can be employed to function as a 
SET. Due to the small cross-sectional area of the S/D adjacent to the quantum dot, the 
conduction band between the S/D and quantum dot can be modified by the strong quantum  
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Fig. 5.19  Schematic illustration of a SET.  The silhouette represents the conduction band profile of 
a quantum dot with self-aligned S/D structure. 
 
confinement and behaves as tunnel barrier for electrons.  The main features of this novel 
structure include quantum dots with very small feature size down to sub-30 nm and self-aligned 
S/D structure as tunnel barrier.   
 
Fig. 5.20  Conceptual schematics of quantum dots with self-aligned S/D realized by two step 
anisotropic wet etch process.  The NW with triangular cross-section is first realized using the Dove-Tail 
profile along the [110] edge, followed by quantum dot formation using the double V-Groove profiles 
along the ]011[























Fig. 5.21  Key fabrication process flow for realizing quantum dot with self-aligned S/D.  The 
schematics show the formation of NWs with triangular cross-section and Dove-Tail profile, and followed 
by quantum dot formation using double V-Groove etch process. 
5.4.2 Fabrication of Quantum Dots with Self-Aligned S/D Structure 
 Fig. 5.21 shows the key process flow for realizing quantum dots with self-aligned S/D 
structure.  The starting substrate comprises a 250 nm-thick heavily-doped n++ In0.53Ga0.47As 
(5×1019 cm-3) with a 30 nm-thick InAlAs barrier layer on bulk InP (001) substrate.  First, 1 μm × 
1 μm etch windows oriented along the [110] direction with WEBL ranging from 0.8 to 1.2 μm 
were defined using EBL.  
Anisotropic wet etch of n++ In0.53Ga0.47As using H3PO4:H2O2:H2O (1:5:20 by volume) 
was then carried out for 30 s.  Anisotropic wet etch of n++ In0.53Ga0.47As through the etch window 
resulted in the Dove-Tail profile and formed [110]-oriented triangular wires.  Two parallel etch 
windows were then aligned to the wires along the ]011[

 direction.  The etch windows have LEBL  
Wire Formation
Quantum Dots Formation
• EBL patterning  of quantum 
dots etch window (LEBL: 50 nm)
• 10 s etch in H3PO4:H2O2:H2O 
(1:5:10)
• EBL patterning  of wire 
etch window (WEBL: 0.8 -1.2 μm in steps of 10 nm)
• 30 s etch in H3PO4:H2O2:H2O 
(1:5:10)
Photoresist












Fig. 5.22 (a) Top-view SEM image of a completed quantum dot with self-aligned S/D structure.  
(b) Zoom-in view SEM of the quantum dot.  Island sizes down to 30-40 nm by 40-60 nm were achieved 
due to self-limiting etch process. (c) Tilted-view SEM of the quantum dot with self-aligned S/D structure.     
of 100 nm and spacing (WQD) varying from 20 to 100 nm in step of 5 nm.   
This was followed by an anisotropic wet etch in H3PO4:H2O2:H2O (1:5:20 by volume) for 10 s. 
This forms the double V-Grooves profile and defines the quantum dot and the self-aligned S/D 
structure.   
5.4.3 Physical Characterization of the Quantum Dot with Self-aligned S/D Structure 
In Fig. 5.22 (a), the top-view of the structure after quantum dot formation step is shown.  
Zoom-in SEM view in Fig. 5.22 (b) shows that a quantum dot-like structure was obtained at the 
intersection between the double V-Grooves and the Dove-Tail.  Tilt-view SEM in Fig 5.22 (c) 
shows that a regular tetrahedron-shaped quantum dot structure was achieved.   
Our results show that regular tetrahedron-shaped quantum dots with island sizes down to 
30-40 nm by 40-60 nm can be achieved by a self-limiting etch process.  The quantum dot 
1 µm
















dimension is comparable to the island size of a room temperature operable SET device reported 
in [169]. Smaller quantum dot island size can be achieved with careful calibration of WEBL, LEBL, 
WQD, and t.  To improve the precision of the etching process, a digital etching process can be 
employed.  Our novel and simple fabrication process could pave way for future large scale 
production of room temperature operable SETs.             
5.5 Summary 
In this Chapter, we have realized a novel short channel JL-NWFET featuring a tapered 
S/D architecture.  The smallest JL-NWFET has LCH of 14nm and HNW of 15 nm, and exhibits SS 
of 150 mV/decade at VD of 0.5 V despite a large EOT of 6 nm and substrate doping of 5×1019 
cm-3.  A low RSD of 360 Ωμm was achieved owing to the unique tapered S/D feature.  This is 
among the lowest RSD reported for InGaAs non-planar structure.  Our results show that JL-
NWFET with tapered S/D structure is a promising device design candidate for sustaining CMOS 
scaling to the end-of-roadmap for future low power and high performance logic applications.  
Furthermore, we have also developed a novel and simple process for realizing quantum 
dot with self-aligned S/D structure which could operate as SET.  Due to self-limiting etching 
process, the quantum dots have a regular tetrahedron-shape, and quantum dots with dimension 
down to sub-30 nm were achieved.  This is a crucial step towards future large scale production of 
room temperature operable SETs as device design candidate for beyond CMOS applications.    
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Chapter 6  
Conclusion and Future Work 
6.1 Conclusion 
As the geometrical scaling of silicon (Si)-based transistor approaches its physical 
limitations after about five decades of device scaling, high-mobility III-V semiconductors are 
currently under intensive research as possible candidates to replace Si as the channel material to 
sustain the continuous device scaling beyond 7 nm technology node.  However, several critical 
challenges have to be overcome before III-V technology can become viable.   
The objective of this thesis is to address some of the most challenging issues related to 
integration of III-V metal-oxide-semiconductor field-effect-transistors (MOSFETs) on Si 
substrate.   Various novel nanoscale III-V MOSFETs device architectures and cost-effective 
integration process techniques have been proposed and experimentally realized in this thesis.  
The contributions of this thesis are listed in the next Section.   
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6.2 Contributions of This Thesis 
6.2.1 Sub-7 nm Channel Length Junctionless Field-Effect-Transistors (JLFETs) with 
Band-Engineered InP/In0.53Ga0.47As/InP Channel for Improved Density-of-States 
(DOS)  
An approach to improve DOS of InP/In0.53Ga0.47As/InP channel heterostructure by 
engineering the sub-band energy separation in the Γ-valley (ΔEΓ) was presented [185].  
Subsequently, JLFETs featuring the InP/In0.53Ga0.47As/InP channel heterostructure with 
In0.53Ga0.47As thickness (TInGaAs) of 1 nm and channel length (LCH) down to sub-10 nm were 
realized.  The JLFET with the shortest LCH of 6 nm was demonstrated to be highly ballistic with 
saturation ballistic ratio (BSAT) of 0.75.  The extracted injection velocity (vx0) surpasses that of 
strained Si n-channel field-effect-transistors (nFETs) by 30% in sub-10 nm LCH regime. 
6.2.2 Growth Optimization and Physical Modeling of InxGa1-xAs Growth on Ge Fins with 
Different Orientations 
A physical modeling of the growth of GaAs on Ge fins was proposed and experimentally 
verified [186], [187].  Our physical model was able to explain the shapes of GaAs crystals grown 
on the Ge fins having different in-plane orientations.  Furthermore, high-quality and selective 
growth of In0.2Ga0.8As on Ge fin was achieved at a growth temperature of 640 °C and a filling 
factor of 95 %.  Our results could pave way towards realization of high mobility III-V/Ge 
FinFET complementary-metal-oxide-semiconductor (CMOS) on Si platform.   
6.2.3 Vertically Stacked III-V Nanowire CMOS on Si Featuring Extremely-Thin (sub-150 
nm) Buffer Layer Technology  
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Novel vertically stacked structure comprising of InAs nanowires and GaSb nanowires on 
Si substrate were demonstrated.  The InAs nFETs and GaSb p-channel field-effect-transistors 
(pFETs) were integrated on a common Si platform using a cost-effective extremely-thin (sub-150 
nm) buffer layer technology for the first time [188].  Decent transfer characteristics with 
subthreshold swing (SS) of 126 mV/decade and drain induced barrier lowering (DIBL) of 285 
mV/V were achieved for the InAs nFET with a LCH of 20 nm at VD of 0.5 V.  For the vertically 
stacked GaSb NW pFET with a LCH of 500 nm, the lowest reported SS of 188 mV/decade and 
highest ION/IOFF ratio of more than 103 were achieved for GaSb pFETs on the Si substrate.  
Furthermore, a model was proposed to explain the impact of density of interface traps (Dit) on 
the electrical characteristics of InAs nFETs with different nanowire width (WNW) and was 
verified through simulation and experimental results.    
6.2.4 Novel Short-Channel Nanowire FET with Tapered Source/Drain (S/D) Structure 
and Quantum Dots with Self-Aligned S/D Structure 
        Novel short-channel junctionless nanowire field-effect-transistors (JL-NWFETs) with 
tapered S/D structure and quantum dot with self-aligned S/D structure were realized for the first 
time by exploiting anisotropic wet etch profile of III-V materials [188].  JL-NWFET devices 
with sub-20 nm LCH and sub-20 nm WNW were realized in this work.  The JL-NWFET with LCH 
of 20 nm shows good transfer characteristics with SS of 190 mV/decade at VD of 0.5 V despite 
having a large equivalent oxide thickness (EOT) of 6 nm and high substrate doping (ND) of 5 × 
1019 cm-3.  Furthermore, a process to fabricate quantum dot with self-aligned S/D structure was 
also demonstrated.  The process could pave way towards future large scale production of room 
temperature operable single-electron-transistor (SET). 
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6.3 Future Directions 
6.3.1 Improving Band-Engineered III-V Channel Heterostructure  
In Chapter 2, we have demonstrated that the DOS of In0.53Ga0.47As could be improved by 
engineering the ΔEΓ using InP/In0.53Ga0.47As/InP channel heterostructure.  Therefore, there is a 
motivation to investigate other III-V channel heterostructures, as shown in Fig. 6.1(a).  
Furthermore, it is also interesting to explore different channel designs such as the “staircase-like” 
and retrograde conduction band profile, as shown in Fig. 6.1(b).  These designs could increase 




Fig. 6.1  Schematics illustrating possible ways to improve DOS of the band-engineered channel 
heterostructure, including using (a) different materials, and (b) using channel design with “staircase-like” 
or retrograde conduction band profile.      















6.3.2 Further Improvements on Vertically-Stacked Nanowire CMOS Structure 
(i) Channel Material Selection and Optimization of the S/D Design 
In Chapter 4, we had demonstrated a promising integration approach for III-V CMOS on 
Si platform employing an extremely thin (sub-150 nm) buffer layer technology.  The transistor 
performance could be further improved by using self-aligned S/D scheme or recessing the S/D so 
that the metal contact can form Ohmic contact to all the channel layers as shown in Fig. 6.2 (a).  
Furthermore, different channel material combinations such as GeSn with In0.53Ga0.47As or 
InGaSb with InAs can be considered to improve the performance of pFETs and nFETs, 
respectively, as shown in Fig. 6.2 (b).   
 
(ii) Vertically Stacked III-V NW CMOS with Tapered S/D Architecture 
In Chapter 5, we had demonstrated a novel tapered S/D nanowire design for effective 
reduction in S/D series resistance.  It is favorable to realize a vertically stacked nanowire CMOS 
structure similar to the one in Chapter 4 using the tapered S/D design for improved device 
 
 
Fig. 6.2  (a) Cross-sectional schematic of a vertically stacked nanowire CMOS on Si.  The S/D is 
recessed so that metal pad can form Ohmic contact to all channel layers. (b) Channel material candidates 





























Fig. 6.3  Schematic of a vertically stacked nanowire CMOS with tapered S/D structure.   
performance, as shown in Fig. 6.3.  This could be achieved by exploiting the anisotropic wet etch 
profile of semiconductor materials.  As discussed in Section 2 of Chapter 5, anisotropic wet etch 
profile for III-V (001) substrate along the ]101[

orientation using a rectangular-shaped etch mask 
opening would result in etch profile with outward facing normal (OF), as shown in Fig. 6.4 (a).  
Thus by employing a triangular-shaped etch mask followed by anisotropic wet etching process, a 
nanowire with tapered S/D structure can be obtained, as shown in Fig. 6.4 (b).  It is interesting to 
note that this approach is also applicable to Si (001) or Ge (001) substrates since they exhibit the 
OF anisotropic etch profile along ]110[  and ]101[














Vertically Stacked Nanowire CMOS with Tapered S/D 
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Fig. 6.4  Lateral undercut profile of Si, Ge, and III-V semiconductor materials along ]101[

 for (a) 
rectangular etch mask opening which results in a V-groove etch profile, and (b) triangular etch mask 
opening which results in a nanowire with tapered S/D structure. 
In Fig. 6.5, a process flow to fabricate the vertically stacked nanowire CMOS with 
tapered S/D structure is proposed.  The starting substrate should comprise of thick (more than 50 
nm-thick) alternating p- and n-channel materials.  First, mesa mask with hourglass-shaped is 
patterned on the substrate as shown by the top right schematic in Fig. 6.5.  This is followed by 
anisotropic dry etching for mesa formation.  It is important to ensure that the mesa sidewall is 
vertical in order to achieve a uniform nanowires cross-section in the subsequent step.  Next, the 
hardmask is selectively removed using time controlled wet etching process.  This is to ensure 
that a triangular mask pattern can be formed at each vertical spacing of the channel layers.  Note 
that the nFET channel material serves as the hardmask for the pFET nanowire formation, and 
vice versa.  After that, anisotropic wet etch process is performed to obtain the vertically stacked 
nanowire with tapered S/D structure.  Finally, the high-k, metal gate, and contact formation 


















Fig. 6.5  Proposed process flow for fabricating vertically stacked nanowire CMOS with tapered 
S/D structure.  
6.3.3 Towards Realization of Source-Filter FET Devices 
Besides the tapered S/D architecture, the anisotropic wet etch profile could also be 
explored for single [Fig. 6.6 (a)] and multiple quantum dots structure [Fig. 6.6 (b)] by using 
diamond-shaped hardmask.  Successful demonstration of the multiple quantum dots shown in 
Fig 6.6 (b) could pave way towards the realization of filter-source FET structure for achieving 


















• EBL patterning for mesa 
formation
• Selective hardmask undercut 
using wet etch chemicals
• Anisotropic and selective wet 
etch for nanowire formation
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• Metal contact deposition
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Fig. 6.6  Schematics of (a) quantum dot design and (b) filter source design realized by anisotropic 
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Fig. A1 Layout used for the fabrication of JLFET during (a) mesa formation, (b) wire formation, (c) 
channel formation, (d) gate formation, and (e) contact formation.  (f) Top-view SEM image of a 
completed JLFET device.  Inset shows the zoomed in SEM view of the channel region of the JLFET 
device 
 

















































































Fig. A2  Layout used for the fabrication of vertically stacked NWs CMOS on silicon during (a) 
mesa formation, (b) wire formation, (c) channel formation, (d) gate formation, and (e) contact formation.  
(f) Top-view SEM image of a completed NWFET device.  Inset shows the zoomed in SEM view of the 
channel region of the vertically stacked NWs CMOS on silicon device.     
 








































































Fig. A3  Layout used for the fabrication of NWFET with tapered S/D structure during (a) mesa 
formation, (b) wire formation, (c) channel formation, (d) gate formation, and (e) contact formation.  (f) 
Top-view SEM image of a completed NWFET device.  Inset shows the zoomed in SEM view of the 
channel region of the NWFET device.     
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